A Minimally Invasive 64-Channel Wireless \(\mu\)ECoG Implant

Rikky Muller, Member, IEEE, Hanh-Phuc Le, Member, IEEE, Wen Li, Student Member, IEEE, Peter Ledochowitsch, Member, IEEE, Simone Gambini, Member, IEEE, Toni Bjorninen, Member, IEEE, Aaron Koralek, Student Member, IEEE, Jose M. Carmina, Senior Member, IEEE, Michel M. Maharbiz, Senior Member, IEEE, Elad Alon, Senior Member, IEEE, and Jan M. Rabaey, Fellow, IEEE

Abstract—Emerging applications in brain–machine interface systems require high-resolution, chronic multisite cortical recordings, which cannot be obtained with existing technologies due to high power consumption, high invasiveness, or inability to transmit data wirelessly. In this paper, we describe a microsystem based on electrocorticography (ECoG) that overcomes these difficulties, enabling chronic recording and wireless transmission of neural signals from the surface of the cerebral cortex. The device is comprised of a highly flexible, high-density, polymer-based 64-channel electrode array and a flexible antenna, bonded to 2.4 mm × 2.4 mm CMOS integrated circuit (IC) that performs 64-channel acquisition, wireless power and data transmission. The IC digitizes the signal from each electrode at 1 kS/s with 1.2 \(\mu\)V input referred noise, and transmits the serialized data using a 1 Mb/s backscattering modulator. A dual-mode power-receiving rectifier reduces data-dependent supply ripple, enabling the integration of small decoupling capacitors on chip and eliminating the need for external components. Design techniques in the wireless and baseband circuits result in over 16 × reduction in die area with a simultaneous 3 × improvement in power efficiency over the state of the art. The IC consumes 225 \(\mu\)W and can be powered by an external reader transmitting 12 mW at 300 MHz, which is over 3 × lower than IEEE and FCC regulations.

I. INTRODUCTION

In order to realize the vision of fully autonomous brain–machine interface (BMI) systems, neural implant devices must not only be effective in their function, but should also meet clinical constraints such as ease of implantation, longevity, safety, and small size. Substantial improvements in neural implant safety, longevity, and form factor are needed to translate existing multisite neural recording systems into technology suitable for long-term use in patients.

Table I shows the tradeoffs in commonly used neural recording modalities, particularly highlighting issues that affect clinical viability and information content relevant to the design of neural prosthetics. Until recently, the neuroscience community has largely focused on action potential (AP) recording as the modality of choice for BMI. Today, AP recording remains the highest resolution recording modality but comes at the price of tissue scarring in the brain, resulting in signal degradation over the course of several months [1]. The least invasive solution, electroencephalography (EEG), does not provide sufficient resolution for most BMI applications [2]. Electrocorticography (ECoG) is an electrophysiological technique where electrical potentials are recorded from the surface of the cerebral cortex. Since the implant does not pierce the cortex, ECoG has the potential for longer signal stability than AP recording [2]–[4] and provides a higher resolution signal than EEG. Furthermore, ECoG is commonly used in neurosurgical procedures to perform functional cortical mapping. Because of its lower invasiveness and higher longevity, ECoG is gaining popularity in a variety of BMI applications. However, today’s clinical ECoG implants are large, have low spatial resolution (0.4–1 cm)\(^3\) and offer only cumbersome wired operation.

In this paper, we describe a minimally invasive, 64-channel wireless ECoG microsystem [5] that overcomes these limitations and enables chronic and stable neural recording. All implantable components are placed at the surface of the cortex, reducing surgical complexity and enabling complete closure of the surgical site, greatly reducing the risk of infection. Wireless
powering and readout are combined with a microfabricated antenna and electrode grid that has >10× higher electrode density than clinical ECoG arrays, providing spatial sampling of cortical function and volitional decoupling in BMI [4] approaching today’s penetrating electrodes. Area and power reduction techniques in the baseband and wireless subsystem result in over an order of magnitude in integrated circuit (IC) area reduction with a simultaneous 3× improvement in power efficiency over the state of the art. The low power consumption of the IC, together with the antenna integration strategy, enables remote powering at a power level three times lower than established safety limits [6], while the small size and flexibility of the implant minimizes the foreign body response.

This paper describes the design, fabrication, and characterization of the complete ECoG microsystem and focuses in detail on the design of the IC. The rest of this paper is organized as follows. In Section II, we introduce the μECoG system concept and discuss the advantages, challenges, and technologies involved in the realization of the system. Section III details the design of the IC, emphasizing designs that are key to miniaturization and power efficiency. Electronic and in vivo measurement results are described in Sections IV and V, respectively. Finally, conclusions will be given in Section VI.

II. SYSTEM ARCHITECTURE

A. μECoG System Concept

The wireless μECoG device pictured in Fig. 1 has four main components, given here.

1) A microfabricated, sub-mm resolution ECoG grid for neural recordings. The electrode grid is manufactured using only materials that have been approved by the FDA for chronic implantation, specifically, Parylene C (a class-IV bioimplantable polymer) and platinum. The 10 μm thin Parylene C substrate has a Young’s modulus $E = 2.75 \text{ GPa}$, and is comparable in flexibility to 3.5 μm thin Polyimide ($\approx 7.5 \text{ GPa}$). The grid is sufficiently flexible to conform to the highly folded cortical surface. 2) An IC capable of digitizing the voltage present on the electrodes and that integrates circuitry to receive power and transmit the recorded signals wirelessly across the skull, removing the need for percutaneous plugs and cables. 3) An antenna that is monolithically integrated with the ECoG sensor grid and is used to couple wireless power and transmit data wirelessly across the skull. 4) An external reader that provides power to the implant and receives backscattered signals that are decoded into a data stream.

B. System Consideration: Microfabricated High-Density Electrodes

In the last decade, high-density micron-scale ECoG (μECoG) grids have gained increased traction among neurosurgeons for more precise mapping of seizure onset zones, eloquent cortex, and for clinical research [7], [8]. For a clinically relevant μECoG device, the overall form factor should meet the following conditions: 1) higher density than any μECoG available for clinical use (400 μm electrode pitch, 8 × 8 channels); 2) sufficiently large area to be interesting for use in humans, e.g., for communication BMI [9] (4 mm × 4 mm total area of the sensor array); and 3) sufficiently small that it can still be tested on the cortex of a rat (6.5 mm × 6.5 mm total head size, including antenna). Fabrication of these μECoG grids using traditional manufacturing techniques has proven difficult. For example, Ad-tech Medical, the current market leader in clinical ECoG electrodes, had to recall μECoG arrays manufactured using microwires embedded in silastic pillars because of adverse reactions including seizures and hemorrhaging.2 Informed by pioneering contributions [10] and [11], in 2011, we reported a multilayer large-area high-density μECoG (256 channels, 500 μm electrode spacing) [12]. Parylene C was used as both substrate and insulator between conductive layers and employed a thermocompression-bonding paradigm to simplify interconnection. This technology is also used to realize the sensors used in this work.

1) Wafer-Level μECoG Fabrication: Fig. 2 shows cross-sectional diagrams of the individual processing. Parylene C (poly-para-chloro-xylelene, 5 μm/layer) was conformally deposited onto a silicon carrier wafer. A stack of Pt-Au-Pt was electron-beam evaporated and patterned by lift-off. A second layer of parylene was deposited and vias were patterned in the parylene by oxygen plasma reactive ion etching (RIE). The above process

2See Class 1 recall notice: http://www.fda.gov/medicaldevices/safety/listofrecalls/ucm342797.htm

<table>
<thead>
<tr>
<th>Bandwidth</th>
<th>EEG</th>
<th>ECoG</th>
<th>LFP</th>
<th>AP</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.5-50Hz</td>
<td>1-500Hz</td>
<td>1-500Hz</td>
<td>250-10kHz</td>
<td></td>
</tr>
<tr>
<td>Amplitude</td>
<td>1-50μV</td>
<td>10μV-1mV</td>
<td>10μV-1mV</td>
<td></td>
</tr>
<tr>
<td>Spacing</td>
<td>3cm</td>
<td>0.2-10mm</td>
<td>0.1-1mm</td>
<td></td>
</tr>
<tr>
<td>Invasive</td>
<td>No</td>
<td>Craniootomy, no neural damage</td>
<td>Craniootomy, neural damage</td>
<td></td>
</tr>
<tr>
<td>Area Coverage</td>
<td>Whole Brain</td>
<td>~ cm² whole brain</td>
<td>~ mm²</td>
<td></td>
</tr>
<tr>
<td>Stability</td>
<td>Decades</td>
<td>Decades</td>
<td>Years</td>
<td>Months</td>
</tr>
</tbody>
</table>

Fig. 1. (a) μECoG system concept. (b) Photograph of microfabricated components.
flow allows for devices that comprise multiple conductor layers. For device simplicity and robustness, the \( \mu \)ECoG electrodes and antenna were patterned in a single layer by following steps 1)–5) in Fig. 2. Steps 6)–8) can be executed to achieve devices with more conductor layers at the expense of complexity. As a final step, a high-temperature (200 °C) anneal was performed in a nitrogen atmosphere to improve device lifetime [13], [14].

2) Interconnection: Bonding of metallized Parylene C devices to rigid structures can be a formidable challenge. Conventional solder bonds very poorly to platinum, and even if gold was patterned as the top layer of the metal stack, the metal-Parylene adhesion is not sufficient to robustly support the mechanical load. As a result, anisotropic conductive film (ACF) bonding utilizing a bench-top bonder was adapted to connect high-density ECoG grids with printed circuit boards (PCBs). A similar process can be adapted to perform direct chip-to-flex bonding.

The \( \mu \)ECoG system uses a 4 mm \( \times \) 4 mm, 64-channel array. The electrodes have diameter 260 \( \mu \)m and an electrode trace spacing of 20 \( \mu \)m as shown on the right-hand side of Fig. 3. Platinum black is electrochemically deposited onto the electrodes, lowering their impedance and thermal noise contribution by approximately 1000 times resulting in an average electrode impedance of 10 k\( \Omega \) at 100 Hz. The electrodes were sized as large as possible, allowing space for routing. Two reference electrodes are patterned on either side of the array to provide a good spatial average reference, and are sized with 64 times the area of an individual electrode in order to balance the electrode impedances and mitigate 60 Hz noise. In addition, the electrode diameter \( D_E \) and the electrode edge-to-edge spacing \( d \) obey the “Spatial Nyquist” condition \( D_E > d/2 \), acting as a spatial anti-aliasing filter [7] necessary for consistent spatial (spectral) pattern analysis of ECoG activity.

C. System Consideration: Microfabricated Antenna and Power Transfer

A thin film loop antenna is monolithically integrated with an array of neural recording electrodes on the parylene substrate. The antenna and electrodes were patterned in the same microfabrication process, on the same conductor layer. This integration strategy allows the system to utilize an antenna diameter that is significantly larger than the IC, but with the micron-scale thinness that provides a high degree of mechanical flexibility of the structure, thus keeping the volume of implanted rigid structures to a minimum. This is a significant advantage with respect to current state-of-the-art, which utilizes either small-diameter and inefficient on-chip loops [15] or large, rigid off-chip loops [16].

A single-loop antenna was chosen for the implant geometry for ease of fabrication with the electrodes in a single mask process. As described in [17], the ohmic loss in a 250 nm sub-skin-depth conductor is significant, making it favorable to use a single-turn geometry where the conductor length is minimal. The electrode grid dimensions determined the loop inner diameter of 5.8 mm. A gap is left on one antenna edge for microchip placement or routing of the electrode leads, as shown in Fig. 3. The loop trace width was optimized to minimize ohmic loss in the sub-skin-depth conductor due to current crowding. A width of 0.7 mm degrades the link gain by only 0.5 dB and was therefore chosen for this design. The loss can be reduced to 0.1 dB by increasing the width to 1.2 mm at the expense of metallization and implant area.

Simulations of the antenna pair were conducted with ANSYS HFSS to predict overall link power transfer efficiency. The simulation model is illustrated in Fig. 3. It consists of a layered tissue model of the human head with frequency-dependent dielectric properties given in [18], a single-turn loop implanted antenna enclosing the array of 64 electrodes, and an external transmit antenna. The external antenna utilizes a segmented-loop structure with series capacitors connecting each loop segment. This geometry forces the current in-phase and reduce electric-field hot spots that violate regulated limits on the Specific Absorption Rate (SAR) of human tissue, as described in [19]. Simulations show that a 15 mm external antenna diameter optimizes link gain between the antenna pair. The simulated link gain of the antenna pair is shown at the top of Fig. 4, with a local maximum at 300 MHz corresponding to a –15.5 dB unidirectional gain. Measured link gain versus simulated link gain is detailed in [17] and exhibits good agreement. At 300 MHz, the maximum RF power that can be transmitted safely into tissue (Fig. 4, center) is 35 mW, which is limited by the SAR of tissue and is regulated by the IEEE [6]. The corresponding maximum power available from the implant antenna is 800 \( \mu \)W, which over 3 times greater than the power demands of the IC, leaving a safe margin to compensate the any additional loss due biological variability or implant misalignment by increasing the transmission power.
III. INTEGRATED CIRCUIT

A. Chip Architecture

The IC is the core of the microsystem. This IC should be optimized for both low power consumption (to minimize the power transmitted by the reader and prolong its battery life) and area occupation. Since the IC is the only rigid component of the system, low area occupation is particularly critical. In addition, no external components other than the antenna and electrodes should be utilized, demanding innovative power conversion techniques to minimize the use of energy-storage devices.

A block diagram of the IC is shown in Fig. 5. The baseband signal acquisition consists of a 64-channel front-end array. Digital outputs of 1 kS/s, 16 bit are serialized into a 1 Mbps data stream. Wireless transmission is performed by modulating the impedance of an on-chip matching network in order to backscatter the incident RF to the external reader. The data stream is Miller-encoded prior to backscattering to minimize the effect of carrier leakage on bit-error rate (BER) in the interrogator. The power management unit (PMU) consists of RF-to-dc conversion, a low-dropout linear regulator (LDO) and a dc-to-dc converter [20], that provide 0.5 V and 1.0 V to the chip, respectively. Clock recovery and division are also implemented as part of the wireless subsystem. Design techniques in the front-end signal acquisition circuits and in the codesign of the power management/communication subunit are key to miniaturization and power efficiency and will be discussed in detail in this section.

B. Neural Signal Acquisition

ECoG signals have low amplitudes of tens to hundreds of $\mu$Vs and occupy a low frequency of approximately 1–500 Hz. The power spectrum of the signal exhibits a low-pass $1/f^N$, $N \approx 2$, profile. ECoG signals are commonly analyzed in the frequency domain. Higher frequency bands such as the high-$\gamma$ (above 65 Hz) have low signal power, but are often the signals of interest when monitoring awake, sensorimotor activity [21]. In addition, a large dc offset of up to tens of mV, caused by electrochemical processes at the electrode/brain interface, can be present at the input. The front-end must amplify and digitize the small in-band signal in the presence of a large offset, while only introducing $\sim 1 \mu$Vrms additional noise. Due to the low-frequency nature of the signals, mitigation of $1/f$ noise is vital to this end.

1) State-of-the-Art and Proposed Architecture: Several low-noise EEG/ECoG amplifiers have been reported in recent literature [22]–[25]. While good power efficiencies have been achieved [22], the resulting die area per amplifier in even the smallest implementations [24] makes arrays of more than eight amplifiers impractical, thus necessitating substantial reduction in die area. The state of the art has utilized chopped neural instrumentation amplifiers for this purpose, which can suffer from large area occupation for two reasons. In one implementation, the chopper switches are placed between the ac coupling capacitors and the input devices of the amplifier core. This causes the switched capacitor resistance introduced by chopping to realize a high-pass filter with the ac coupling capacitors themselves, demanding prohibitively large values of capacitance and area [25]. For example, for 10 kHz chopping frequency ($f_{\text{chop}}$) and 100 $f$F parasitic capacitance, input capacitors on the order of 1 nF/side are required to keep the high-pass pole below 1 Hz. In a second implementation, the chopper switches are placed before the input capacitors thereby upmodulating the offset together with the input signal. The upmodulated offset is
canceled in the high frequency domain by a feedback loop that tracks dc with an integrator and upmodulates its output [22]. Offset estimation is typically performed with analog integrators with unity-gain frequency of the order of 1 Hz or less, also demanding large capacitors.

The proposed architecture for the ECoG front-end is shown in Fig. 6 and is centered around a chopper stabilized, open-loop amplifier with mixed-signal feedback. Low-noise dc offset cancellation is performed prior to any amplification by a DAC built with passive components as opposed to transistors. The forward path is composed of a broadband instrumentation amplifier and a VCO-based ADC. The chopper switches are placed between the electrode and input capacitors, substantially reducing the area because these capacitors now act as summing rather than pole-setting elements. The capacitor sizes are therefore only limited by layout considerations and parasitic capacitance on the summing node.

As in [27], the feedback path is comprised of a digital accumulator and a DAC, which realize a servo loop that suppresses the offset and reduces the dynamic range requirement of the instrumentation amplifier and ADC cascade. The mixed-signal feedback loop takes the place of an analog integrator, allowing the large time constant necessary to cancel dc to be realized in a compact footprint using digital gates. The architecture in Fig. 6 holds many of the same advantages as the action potential architecture of [27] such as low area, programmability and per-channel digitization, which eliminates the complicated routing of analog signals at the top level. The efficient realization of this architecture presents a few new challenges that are discussed in detail in the following subsections.

2) **Mixed-Signal Feedback and DAC Design**: Open-circuit potentials in the hundreds of mV have been observed for platinum black microelectrodes in solution [28]. The dc resistance of our microfabricated ECoG electrodes were measured prior to electroplating through dc I–V curves and estimated to be on the order of hundreds of MΩs (plated) to 10 s of GΩs (unplated), therefore an input impedance on the order of MΩs would diminish the offset to <10 mV. 100 mV (±50 mV) of offset cancellation range was allocated to the system. To maintain signal swing in a low-supply-voltage environment the offset is canceled with a DAC at the input of the first stage. To suppress the quantization noise of the DAC well below the ∼1 μV thermal noise level, a DAC resolution greater than 17 bits is required. To save area, an oversampled, Delta-Sigma (ΔΣ) modulated DAC is implemented. To prevent the ΔΣ noise from generating nonlinearity in the amplifier, we employ a 5 bit converter. This choice results in a signal swing at the input of ∼3 mV, which is within the linear range of the input stage and does not degrade the signal to noise ratio (SNR). With first-order ΔΣ modulation, an oversample ratio of at least 256 is required to achieve 17 bit resolution. The 1 MHz system clock provided by the clock recovery unit was chosen to clock the ΔΣ DAC since it simultaneously provided sufficient DAC resolution and occupied a sufficiently high frequency that the ΔΣ noise could be subsequently filtered with reasonable component sizes.

ΔΣ noise can further degrade the front-end SNR in two ways. First, band-limiting the ΔΣ: signal prior to downconversion will result in noise folding in-band. To prevent this, the amplifier must be broadband with respect to the DAC clock frequency. Second, the inherent filtering of the VCO-based ADC provides insufficient suppression of ΔΣ noise in this design. A single-pole filter is placed in the forward path after the down-conversion chopper to provide additional anti-aliasing and to suppress signal amplitude at the input to the ADC, keeping the signal within the ADC linear range. Behavioral simulations show that a filter bandwidth of 50 kHz or smaller is sufficient to eliminate this error source.

The digital feedback has the same basic architecture as the one described in [27]. The integrator is clocked at a Nyquist rate of 1 kHz while the ΔΣ modulator is clocked at 1 MHz. The higher ADC resolution demands higher resolution and word lengths in the digital filter, growing the area occupation. The high forward path gain also necessitates a greater degree of signal attenuation in the feedback path in order to decrease loop gain and increase phase margin to maintain loop stability. A barrel shifter implements this attenuation with 12 bit tunability and serves to both stabilize the loop and to tune the location of the high-pass filter pole.

3) **Chopper Stabilization**: The front-ends utilize chopper stabilization to attenuate low-frequency interferers such as amplifier offset and 1/f noise [29]. One drawback to using chopper stabilization is that the switched-capacitor resistance degrades the input impedance of the amplifier. A significant advantage to using an open-loop architecture is that the effective input capacitance is reduced since the capacitors are not used to set low frequency filter pole locations. A simplified model of the in-band front-end input shown in Fig. 7(a). The input capacitance of the amplifier at each positive and negative input to ground is C_{IN} in series with C_{DAC} + C_{PAR}, where C_{PAR} is the parasitic capacitance on the summation node and is caused by bottom-plate capacitance, gate capacitance of the input devices and other layout parasitics. Since C_{IN} >> C_{DAC}, the differential input resistance of the amplifier can be shown to be approximately

$$Z_{in} \approx \frac{1}{4f_{chop}(C_{DAC} + C_{PAR})}.$$  

Since a high f_{chop} will degrade the input impedance, it is important to consider both capacitance and chopper frequency simultaneously. Z_{in} can be maximized in the following ways:

1) Minimize C_{DAC}: in this implementation the size of C_{DAC} is limited by the minimum sizing of a MIM capacitor, however, C_{DAC} cannot be arbitrarily small and should be significantly larger than C_{PAR} in order to not have its effect diminished. Therefore C_{DAC} is a function of C_{PAR}.---

---

**Fig. 6**: Front-end architecture.
2) Reduce $f_{\text{chop}}$: this can be achieved by selecting a type of amplifier input transistor with low $1/f$ noise spectral density ($S_{1/f}$), and by increasing the size of that device.

3) Minimize $C_{\text{PAR}}$: this can be achieved by selecting a type of amplifier input transistor with low gate capacitance and by decreasing the size of that device. Techniques 2 and 3 are seemingly at odds with each other; therefore in selection and sizing of the amplifier input device, the product of the $1/f$ noise spectral density and capacitance, $S_{1/f} \cdot C_{\text{PAR}}$, must be minimized. Standard threshold PMOS input devices were chosen in order to minimize this metric.

Unlike traditional chopper-stabilized feedback amplifiers, the switched-capacitor input resistance of the front-end is also frequency-dependent. At low frequency, the mixed-signal feedback loop becomes active, changing the impedance characteristics. Fig. 7(b) shows an equivalent circuit model for the input of the front-end at dc. The feedback loop tracks the dc voltage and cancels it at the summing nodes, creating a virtual ground. In this case, $C_{\text{IN}}$ dominates the input impedance characteristics of the front-end and the input impedance becomes

$$Z_{\text{in}} \approx \frac{1}{2f_{\text{chop}} C_{\text{IN}}}.$$  (2)

Since $C_{\text{IN}} \gg C_{\text{DAC}},$ the dc input resistance will be significantly lower than the impedance in-band. This lower impedance helps to attenuate the dc offset present at the electrodes and stabilize the baseline.

4) Circuit Design: A 5 bit thermometer-coded charge redistribution feedback DAC is employed. Fig. 6 shows a simplified schematic of the DAC. Each unit capacitor $C_{\text{LSB}}$ is minimum sized to minimize area and maximize impedance. The capacitors are implemented as metal-insulator-metal (MIM) capacitors with 5% relative matching, thus maintaining low DNL. In this implementation, $V_{\text{REF}} = 0.5$ V and is tied to $V_{DD}$. To cancel a full-scale voltage of 100 mV or 50 mV on each differential input $C_{\text{IN}} = 10C_{\text{DAC}},$ where $C_{\text{DAC}} = 31C_{\text{LSB}},$ and $C_{\text{LSB}} = 41$ fF. The summation nodes are biased ($V_{\text{IB}}$) through a high-resistance pseudoresistor, which does not influence filter pole locations, minimizing the affect of pseudoresistor variation. Each unit cell of the feedback DAC is comprised of two capacitors $C_{\text{LSB}}$ that are switched in opposite polarity at each phase of the chop clock. Since the chop clock guarantees switching at every cycle, the capacitors do not need to be explicitly reset. Thermometer-coded digital control bits, $D$, control the polarity of each unit cell modulating the amount of charge that is balanced by the DAC every time the chop clock changes.

Since the input devices are PMOS, the amplifier input/summing junction is biased at low voltage, necessitating NMOS devices for the input chopper switches. One-volt gate drivers reduce the on-resistance and noise contribution of the NMOS input switches. The 1 V signal is generated by boosting the unregulated supply voltage with a switched-capacitor voltage doubler in the power management unit (PMU) and distributing the 1 V signal to each front-end.

The forward path amplification (Fig. 8) must be broadband compared with the signal, at least one to two octaves above the $\Delta \Sigma$ modulation frequency. In order to achieve more than 3 MHz of bandwidth in 1 to 2 μW of power, three cascaded low-gain stages were used. Each stage is comprised of a PMOS input differential pair, a PMOS cascode device to extend the bandwidth by decreasing the Miller capacitance at each input gate-drain junction, and a resistive load comprised of polysilicon resistors that provide good noise and linearity at the cost of increased die area. A tunable (from a broadband 3.3 MHz down to 40 kHz) single-pole filter is implemented to perform antialiasing and reduce the $\Delta \Sigma$ noise to be within the linear range of the ADC and is realized at the output of the third gain stage with the addition of tunable capacitance in parallel with the resistive load. Series resistance is added between the load resistor and the capacitor to reduce the low-pass filter pole without affecting the gain and output swing of the stage. The chopper down-modulation switches act simultaneously as cascode devices and current-domain modulation devices. Down-modulating in the current domain enables the seamless integration of a single-pole filter for filtering the $\Delta \Sigma$ noise. If the chopper switches were realized in the voltage domain at the output of the third stage, an additional buffer would be required to prevent the switched-capacitor resistance from affecting the gain of the stage.

5) ADC: The system employs a pseudo-differential, current-driven, ring-oscillator-based ADC as shown in Fig. 9. This architecture exhibits boxcar sampling, which prevents aliasing of the instrumentation amplifier noise [27], while also removing chopper ripple and suppressing $\Delta \Sigma$ noise. To take advantage of this effect, both $f_{\text{chop}}$ and $f_{\Delta \Sigma}$ clock frequencies are placed at harmonic multiples of $f_{\text{ADC}}$, where the nulls of the sinc transfer function eliminate chopper ripple and suppress $\Delta \Sigma$ noise, thereby eliminating the need for a ripple reduction loop and extensive anti-alias filtering.

In order to keep the quantization noise well below the thermal noise floor an ADC resolution of at least 12 bits is required. A 13 bit range is provided by each of the ring oscillators at 1 kHz/s. Each oscillator is designed such that the minimum and maximum oscillation frequencies $f_{\text{min}}$ and $f_{\text{max}}$ satisfy $f_{\text{max}}$ —
$f_{\text{in}} > 2^{13} f_s$ with $f_s = 1$ kHz. The counters are not reset with each clock period and are allowed to wrap. Digital correction is implemented to unwrap the codes prior to subtraction. The driver consists of a differential-pair V-to-I converter cascaded with a current-mode programmable gain block as shown in Fig. 9. Variable degeneration resistors are used to further trade-off gain for linearity. Since chopping does not reduce the $1/f$ noise of this stage, all devices are sized with large area for the purpose of reducing the noise corner. $1/f$ noise of the ADC driver accounts for 2% of the total input-referred noise power when chopped at 8 kHz.

C. Wireless Subsystem

Similar to an implantable RFID tag, the wireless subsystem of the $\mu$ECoG uses electromagnetic field backscattering to transmit data. However, rather than using packet-based communication, this system aims to be constantly powered and transmit a continuous stream of data. Architecting the system in this manner avoids the need for large on-chip power and data storage. In order to achieve this, communication modulation depth is traded for matching network impedance that is always finite and allows power to be rectified continuously. To illustrate this tradeoff, consider the amplitude of the reflected wave as a function of the matching network resistance and capacitance. The maximum modulation depth occurs when the load $(Z_L)$ is modulated between matched impedance and either an open circuit or a short circuit, however, when the antenna is either in an open or short condition power cannot be received and rectified. In order to receive power continuously, the system is designed to modulate the impedance of the matching network between a matched condition and finite high impedance. While this results in a lower modulation depth, it allows the incident RF to be received on-chip and be rectified at all times, resulting in continuous-wave power transfer with continuous data modulation.

Using the proposed modulation scheme, it is possible to extract power in both matched and unmatched states. However, as shown in Fig. 10, the two impedance modulation states lead to large voltage swing variation at the antenna terminals. If such a signal is fed to a conventional rectifier with constant voltage drop, it will cause a big voltage ripple in the output $V_{\text{RECT}}$. If a conventional backscatter modulator is used to transmit 1 MBps data, there will be 1 $\mu$s intervals (i.e., corresponding to shorted antenna or symbol “0”) in which no power is collected from the RF and the active circuitry is powered solely by the supply decoupling capacitor. For example, maintaining 1 mV of ripple while drawing 300 $\mu$A for 1 $\mu$s requires an impractical 300 nF capacitor. On the other hand, if a single rectifier and LDO are used, the LDO would need to attenuate the ripple of 200 mV down to 1 mV necessitating >40 dB input noise rejection at 1 MHz, which undesirable in this system due to its power consumption. In the $\mu$ECoG system, a dual-mode rectifier is used to smooth the voltage at $V_{\text{RECT}}$ and mitigate the need for a large capacitor or a high-performance LDO. The dual-mode rectifier efficiency (voltage drop) is modulated inversely to the data modulation and therefore the available input power (input voltage swing), in order to maintain a constant output power (constant output voltage at $V_{\text{RECT}}$). This technique reduces the ripple by a factor of 10 at $V_{\text{RECT}}$ when compared to a single active rectifier and is exploited to reduce the supply decoupling capacitance to 4 nF, eliminating the need for external capacitors.

1) Dual-Mode Rectifier: The dual-mode rectifier, shown in Fig. 10, is composed of a passive rectifier and an active rectifier connected in parallel. The passive rectification mode
operates during the high impedance modulation state when the antenna voltage swing is high. In this mode, the rectifier drops a higher voltage across four diode-connected transistors. During the matched impedance modulation state when the antenna voltage swing is low, the system uses the active rectification mode, implemented with synchronous switches that have small voltage drops. The inverse relationship between input swing and voltage drops over the dual-mode rectifier ensures the cross detection. Accurate integrator, the turn-on time delay, detects and controls the current through the cross detection signal. Since the input signal from the rectifier peripheral circuits by a factor of 3. Although the comparators are clocked at a slower rate, the switching must still be triggered by the high frequency gate signal \( \Phi_1 \) plus a \( \tau_{12} \) delay, detects and controls the low error to zero the difference between \( \Phi_1 \) and \( \Phi_2 \) at the turn-on and turn-off instants of the \( \Phi_1 \) signal. Since \( \Phi_1 \) and \( \Phi_2 \) are the same signals with 180° out of phase, the same loop can be used to generate \( \tau_{12} \) and \( \tau_{12} \) for the \( \Phi_1 \) signal.

The comparators COMP1 (COMP2) are clocked at 1/8th of the carrier frequency \( \Phi_1 \) (\( \Phi_2 \)) and cut the total switching power of the rectifier peripheral circuits by a factor of 3. Although the comparators are clocked at a slower rate, the switching must still be triggered by the high frequency gate signal \( \Phi_1 \) (\( \Phi_2 \)) in order to have an accurate \( \Phi_1 \) and \( \Phi_2 \) cross detection. Accurate cross detection is obtained by using a clock-retimed Strong-Arm comparator architecture shown in Fig. 13 and requires retiming of the low frequency comparator clock \( \Phi_1 \) (\( \Phi_2 \)) to \( \Phi_1 \) (\( \Phi_2 \)). To enable this feature, the stall clock switch of the Strong-Arm comparator is modified with two series switches M1 and M2, where M1 is clocked by \( \Phi_1 \) (\( \Phi_2 \)) and M2 is driven by \( \Phi_1 \) (\( \Phi_2 \)). As shown in the timing diagram in Fig. 12, this configuration allows the comparator to operate at low frequency but to be triggered at the time that the power switches are on. A keeper, comprised of switch M3 and inverter INV1, is added to the tail node to ensure that the node stays low even as \( \Phi_1 \) (\( \Phi_2 \)) is switching. A pre-charge switch is added to the tail to ensure that the filter does not sink crowbar current during the pre-charge phase.

**IV. MEASUREMENT RESULTS**

The chip was fabricated in a 65 nm low-power CMOS process with one polysilicon and seven metal layers from STMicroelectronics. A chip microphotograph is shown in Fig. 14. The chip contains 64 integrated front-ends and one stand-alone front-end test block. Power conversion and management, wireless transmission, clock recovery and division

![Fig. 11. Conventional implementation of a synchronous rectifier.](image-url)
The total chip area is pad-limited to 2.4 mm x 2.4 mm, while the active area of the circuits is 1.72 mm². The area and power consumption of IC are dominated by the 64 front-ends, which consume 2.3 μW and 0.025 mm² each. Table III lists the power and area breakdowns by block.

A. Neural Signal Acquisition

Electrical characterization of the front-ends was performed on a test-PCB with an Opal Kelly FPGA interface. All measurements were performed through the full acquisition channels including the on-chip ADCs. Unless otherwise noted, all measurements were performed with $f_{\text{low-pass}} = 8$ kHz and the low-pass filter bandwidth set to 40 kHz. Post-processing of the digital outputs was performed using MATLAB. Differential sine-wave inputs were produced using a Stanford Research Systems low-distortion signal generator and attenuated to proper input levels at the acquisition channel input.

Fig. 15 shows an oscilloscope capture of the analog waveform at the input of the ADC from a 1 mV input with zero input offset. The analog signal exhibits chopper ripple after down-modulation as a result of amplifier offset. Superimposed on the chopper ripple is the signal. With a filter bandwidth of 50 kHz, the total amplitude of the two signals is 60 mV after amplification and is in addition to the gained up analog output waveform. The corresponding ADC output waveform is also shown in the figure. It is clear from visual inspection that the ADC filters the majority of both the chopper ripple and the $\Delta \Sigma$ noise. The remainder of this section will quantify the front-end performance.
TABLE II  
SUMMARY OF SYSTEM PARAMETERS AND PERFORMANCE

<table>
<thead>
<tr>
<th>SYSTEM PARAMETERS</th>
<th>THIS WORK</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sensors and Recording</td>
<td></td>
</tr>
<tr>
<td>Electrodes</td>
<td>Thin film Pt/Au on Parylene C</td>
</tr>
<tr>
<td>Electrode grid thickness</td>
<td>10 µm</td>
</tr>
<tr>
<td>Electrode pitch</td>
<td>0.5 mm</td>
</tr>
<tr>
<td>Total chip area</td>
<td>2.4 mm x 2.4 mm</td>
</tr>
<tr>
<td>Number of channels</td>
<td>64 simultaneous</td>
</tr>
<tr>
<td>Integrated or Discrete</td>
<td>Integrated, no external components</td>
</tr>
</tbody>
</table>

Wireless Communication and Power

<table>
<thead>
<tr>
<th>Implanted antenna diameter</th>
<th>6.5 mm</th>
</tr>
</thead>
<tbody>
<tr>
<td>External antenna diameter</td>
<td>1.5 cm</td>
</tr>
<tr>
<td>Communication distance</td>
<td>Transcranial, 12.5 mm</td>
</tr>
<tr>
<td>Carrier frequency</td>
<td>300 MHz</td>
</tr>
<tr>
<td>Data encoding scheme</td>
<td>Miller</td>
</tr>
<tr>
<td>Bit error rate</td>
<td>&lt; 1.7E-7</td>
</tr>
<tr>
<td>Link gain</td>
<td>-16.5 dB, simulated</td>
</tr>
<tr>
<td>Transmit power</td>
<td>13 mW</td>
</tr>
<tr>
<td>Received power</td>
<td>225 µW</td>
</tr>
<tr>
<td>Power conversion efficiency</td>
<td>70%</td>
</tr>
</tbody>
</table>

TABLE III
IC POWER AND AREA BREAKDOWNS BY BLOCK

<table>
<thead>
<tr>
<th>Area (mm²)</th>
<th>Power (µW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>64 Front End Array</td>
<td>1.6</td>
</tr>
<tr>
<td>Tx &amp; Encoder</td>
<td>0.015</td>
</tr>
<tr>
<td>Clock Recovery</td>
<td>0.012</td>
</tr>
<tr>
<td>Power Management</td>
<td>0.09</td>
</tr>
<tr>
<td>Total</td>
<td>1.72</td>
</tr>
</tbody>
</table>

The measured closed-loop transfer functions of the ECoG front-end from the input to the ADC output are shown in Fig. 16. The transfer function exhibits a first-order (–20 dB/decade) high-pass filter profile with a pole that is digitally programmable in the feedback loop. The analog gain prior to analog to digital conversion is 30 dB. As a result of open-loop amplification, channel-to-channel gain mismatch was measured to be 15%, which was then calibrated upon startup by forcing a common signal at the input of all channels, storing the output digital codes, and normalizing the gains in the digital post-processing step. In this prototype, the test signal used for calibration was not generated on chip, but can be implemented in future generations (i.e., by modifying the feedback DAC). Fig. 16 shows transfer functions for four programmed states with poles at 8, 4, 2, and 1 Hz. The high-frequency roll-off is due to the sinc filter function of the ADC [27].

Fig. 17(a) shows the normalized measured output spectrum of the acquisition system for a 0.5 mV<sub>peak-peak</sub> input sine wave at 40 Hz. The signal power is normalized to the peak power. At this input level no harmonic tones are visible above the noise floor. With the input amplitude increased to 1.0 mV<sub>peak-peak</sub>, second and third harmonic tones are clearly visible in the spectrum [Fig. 17(b)]. At this input range, the complete system, including the ADC, exhibits an SFDR of 52 dB and a total harmonic distortion (THD) of 0.4%.

The measured noise spectral density (NSD) is plotted in Fig. 18. The NSD is plotted for a range of chopper frequencies as well as for the open-loop system with chopping disabled. In the absence of chopper stabilization, the NSD of the amplifier is dominated by 1/f noise that is more than two orders of magnitude larger than the thermal noise floor. Integrated over the bandwidth, the noise of the amplifier without chopper stabilization would be 570 µV. The large integrated noise is a result of small device size and susceptibility to interferers such as 60 Hz noise, which impact the measured noise performance. The chopper stabilized closed-loop system reduces the 1/f noise corner to between 100–200 Hz. The measured input-referred noise, integrated over the 500 Hz bandwidth, is plotted vs. f<sub>chop</sub> in Fig. 19 and shows good agreement with simulated values. Higher values of f<sub>chop</sub> lower the 1/f noise corner frequency and reduce total input-referred noise, however, chopping beyond the 1/f noise corner of the devices results in a diminished return in noise performance [29], while still degrading input impedance. For this design, a chopper frequency of 8 kHz results in an optimal tradeoff for this design. For f<sub>chop</sub> = 8 kHz, the noise efficiency factor (NEF) of the entire front-end, including power dissipated in the ADC is 4.76 and the corresponding power efficiency factor (PEF) [27] is 11.3. The amplifier alone consumes 1.4 µW. Assuming all the system input-referred noise was generated by the amplifier (in reality the noise would be less), the NEF of the amplifier alone becomes 3.7 and
the corresponding PEF is 6.9. No impact in noise performance was observed when the chip was wirelessly powered.

Input impedance was measured for all possible values of $f_{\text{chop}}$ and plotted in Fig. 20. The measurements were made at dc and at 100 Hz (designated “in-band”). According to (1) and (2), at 8 kHz the calculated input impedances at dc and in-band are 4.9 and 25 MΩ respectively. The measured impedance shows good agreement with calculation and stays constant to within 5% across all offset values. The full-scale range of the DAC was measured and found to be able to cancel a total of 98.6 mV (−49.1 to +49.5 mV).

The common-mode rejection ratio (CMRR) and the power-supply rejection ratio (PSRR), each measured at 60 Hz, were measured for the complete system in feedback with $f_{\text{chop}} = 8$ kHz. CMRR was measured to be 88 dB. With the inputs grounded the PSRR was measured to be 67 dB. The measured PSRR and CMRR remained stable over a range of dc offsets applied at the input. PSRR can be improved by decoupling the DAC reference from $V_{\text{DD}}$. Channel-to-channel crosstalk was measured at the output of all channels when stimulating a single channel with a 100 mV in-band input while the inputs to all other channels were grounded. The measurement was repeated for multiple separate channels. A worst-case crosstalk of −85 dB was measured at the output of the adjacent channels.

### B. Wireless Subsystem

The wireless data and power measurement setup is illustrated in Fig. 21. The transmit antenna is spaced in air 10 mm away...
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.

Fig. 21. Wireless measurement setup.

Fig. 22. Wireless transmission bit error rate versus antenna separation.

from the implant antenna. The implanted antenna was measured to have a $Q = 1.2$, a resistance of 67 $\Omega$, and an inductance of 32 nH. The interrogator/external reader is built from off-the-shelf components, a custom segmented loop antenna, and test equipment. Segmenting lumped capacitors with low series resistance (50 m$\Omega$) were used to resonate out the inductance of each segment at 300 MHz. An Agilent E4438C ESG Vector Signal Generator is used to output a 300 MHz continuous wave at 11 dBm power. The transmit antenna is matched to have a $S_{11}$ of less than $-12$ dB. A directional coupler is used to differentiate the back-reflected data wave from incoming wave. After amplification, the RF signal is converted to baseband using the I-Q function of an Agilent N9010A EXA Signal Analyzer. The maximum decoded data length is 6 MB, limited by the capture memory of the signal analyzer. The performance of the wireless link is verified by wirelessly transmitting a PRBS-7 data pattern generated on-die. Zero errors were found in 6 Mb of data resulting in a BER < 1.7E−7 both in air and in vivo. Robustness of the link was verified by varying the link distance and zero errors were found up to 12.5 mm in air, as shown in Fig. 22. For a constant transmit power, BER degrades with increased link distance, until a clock can no longer be recovered from the incident RF (14 mm of antenna separation at 11 dBm).

The PMU subblocks, including the dual-mode rectifier, switched-capacitor step-up dc–dc and LDO, are also verified in experiment. Fig. 23 shows the voltage waveform at the rectifier output attenuated $\sim$20x. The measurement demonstrates that switching from using a single active rectifier to using a dual-rectifier reduces $V_{RFCT}$ fluctuation by ten times. The PMU delivers 160.2 $\mu$W from $\sim$225 $\mu$W from the implant antenna. The $\sim$70% total efficiency is the series combination of the dual rectifier ($\sim$84% efficient) and LDO ($\sim$82.5% efficient).

C. Comparison With the State of the Art

Table IV summarizes the performance of the $\mu$ECoG front-end as compared to state-of-the-art designs from industry and academic researchers [22]–[26]. Limited work has been published on ECoG designs, therefore this work is compared also to EEG front-ends, which have a similar set of specifications. State-of-the-art noise efficiency is achieved, and, together with a reduced power supply, this work achieves the lowest reported PEF, 3 times lower than state-of-the-art [22]. The small area enables the highest degree of integration achieved to date in low-frequency high-precision bio-signal acquisition with a 64-channel array in only 1.6 mm$^2$ of active silicon area and no external components required.

V. In Vivo Measurements

A. Experimental Setup

The complete system was verified through in vivo experimentation in a live rodent. The IC was assembled together with the microfabricated ECoG electrodes and antenna on a PCB and implanted in an anesthetized Long-Evans rat. All experiments
were performed in compliance with the regulations of the Animal Care and Use Committee at UC Berkeley. Rats were implanted with μECoG grids over the left cortical hemisphere. The surgical setup is pictured in Fig. 24. The ECoG grid was lowered onto the cortical surface using micromanipulators, which suspended the PCB in the air above the head of the rat as shown in the upper left of the figure. The external reader antenna was then suspended 10 mm over the implant site as shown in the upper right.

**B. Measurement Results**

Recordings of microstimulation pulses from a sub-cortical tungsten microwire array were used to confirm simultaneous 60-channel recording. Four inactive channels resulted from poor ACF bonding yield of the flexible array to the PCB. The wireless link was confirmed in vivo with a BER test. Zero errors were detected in over 6 Mb of data at a rate of 1 Mbps and an antenna separation of 1 cm, with the external antenna transmitting...
The improved implant safety and longevity gives wireless ECoG excellent prospects to become the technology of choice for clinically relevant neural recording in the foreseeable future.

ACKNOWLEDGMENT

The authors would like to thank ST Microelectronics for IC fabrication, BDA for Analog FastSpice, the MuSyC Center for research support, and the sponsors, staff, and students of the Berkeley Wireless Research Center. The authors would also like to thank F. Maksimovic, N. Narevsky, L. Ye, and L. Kong for technical discussion.

REFERENCES


the Neurobiology of Action Laboratory of Dr. Rui M. Costa investigating publications.

Dr. M. Costa investigating neural correlates of learning, large-scale neuronal network dynamics, neural plasticity, and brain–machine interfaces. He is currently working in the Neurobiology of Action Laboratory of Dr. Rui M. Costa investigating dopaminergic modulation of behavioral exploration and variability in action selection.

Jose M. Carmena (SM’09) received the B.S. degree in electrical engineering from the Polytechnic University of Valencia, Valencia, Spain, in 1995, the M.S. degree in electrical engineering from the University of Valencia, Valencia, Spain, in 1997, and the Ph.D. degree in robotics from the University of Edinburgh, Edinburgh, U.K., in 1998 and 2002, respectively. From 2002 to 2005, he was a Postdoctoral Fellow with the Department of Neurobiology and the Center for Neuroengineering, Duke University, Durham, NC, USA. He is an Associate Professor of electrical engineering and neuroscience with the University of California, Berkeley, CA, USA, and Co-Director of the Center for Neural Engineering and Prostheses there and the University of California, San Francisco, CA, USA. His research program in neural engineering and systems neuroscience is aimed at understanding the neural basis of sensorimotor learning and control and at building the science and engineering base that will allow the creation of reliable neuroprosthetic systems for the severely disabled.

Dr. Carmena is a senior member of the IEEE Robotics and Automation, Systems, Man and Cybernetics, and Engineering in Medicine and Biology Societies, the Society for Neuroscience, and the Neural Control of Movement Society. He was the recipient of the Bakar Fellowship (2012), the IEEE Engineering in Medicine and Biology Society Early Career Achievement Award (2011), the Aspen Brain Forum Prize in Neurotechnology (2010), the National Science Foundation CAREER Award (2010), the Alfred P. Sloan Research Fellowship (2009), the Okawa Foundation Research Grant Award (2007), the UC Berkeley Hellman Faculty Award (2007), and the Christopher Reeve Paralysis Foundation Postdoctoral Fellowship (2003).

Michel M. Maharbiz (SM’14) received the Ph.D. degree from the University of California, Berkeley, CA, USA, under Prof. Roger T. Howe and Prof. Jay D. Keasling in 2003.

Until 2007, he was an Assistant Professor with the University of Michigan, Ann Arbor, MI, USA. He joined the faculty of the University of California, Berkeley, CA, USA, in 2008, where he is now an Associate Professor with the Department of Electrical Engineering and Computer Science. He is a cofounder of Neurotechnologies Inc, Berkeley, CA, USA. His current research interests include building micro/nano interfaces to cells and organisms and exploring bio-derived fabrication methods.

Dr. Maharbiz is a Bakar Fellow. He was the recipient of a 2009 National Science Foundation Career Award and received popular recognition for this work in building interfaces to living organisms (MIT TR10, Time Magazine’s Top 50 Inventions of 2009).

Elad Alon (SM’12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, USA, in 2001, 2002, and 2006, respectively. In January 2007, he joined the University of California, Berkeley, CA, USA, where he is now an Associate Professor of electrical engineering and computer sciences as well as a Director of the Berkeley Wireless Research Center (BWRC). He has held consulting, visiting, or advisory positions at Lion Semiconductor, Wilocity, Cadence, Xilinx, Oracle, Intel, AMD, Rambus, Hewlett Packard, and IBM Research, where he worked on digital, analog, and mixed-signal integrated circuits for computing, test and measurement, and high-speed communications. His research focuses on energy-efficient integrated systems, including the circuit, device, communications, and optimization techniques used to design them.

Dr. Alon was the recipient of the IBM Faculty Award in 2008, the 2009 Hellman Family Faculty Fund Award as well as the 2010 UC Berkeley Electrical Engineering Outstanding Teaching Award, and has coauthored papers that received the 2010 ISSCC Jack Raper Award for Outstanding Technology Directions Paper, the 2011 Symposium on VLSI Circuits Best Student Paper Award, and the 2012 as well as 2013 Custom Integrated Circuits Conference Best Student Paper Award.

Jan Rabaey (F’95) received the Ph.D. degree in applied sciences from the Katholieke Universiteit Leuven, Leuven, Belgium.

After being connected to the University of California, Berkeley, CA, USA, as a Visiting Research Engineer, he was a Research Manager with IMEC, Leuven, Belgium. In 1987, he joined the faculty of the Electrical Engineering and Computer Science Department, University of California, Berkeley, where he now holds the Donald O. Pederson Distinguished Professorship. He is currently the Scientific Co-director of the Berkeley Wireless Research Center (BWRC), as well as the Director of the FCRP Multiscale Systems Research Center (MuSyC). His research interests include the conception and implementation of next-generation integrated wireless systems.

Dr. Rabaey was the recipient of a wide range of awards, among which are the 2008 IEEE Circuits and Systems Society Mac Van Valkenburg Award and the 2009 European Design Automation Association (EDAA) Lifetime Achievement Award. In 2010, he was awarded the prestigious Semiconductor Industry Association (SIA) University Researcher Award.