FPGA-based Trigger System for the LUX Dark Matter Experiment

D.S. Akerib\textsuperscript{a,b,c}, H.M. Araújo\textsuperscript{d}, X. Bai\textsuperscript{e}, A.J. Bailey\textsuperscript{d}, J. Balajthy\textsuperscript{f}, P. Beltrame\textsuperscript{g}, E.P. Bernard\textsuperscript{h}, A. Bernstein\textsuperscript{i}, T.P. Biesiadzinski\textsuperscript{a,b,c}, E.M. Boulton\textsuperscript{a}, A. Bradley\textsuperscript{a}, R. Bramante\textsuperscript{a,b,c}, S.B. Cahn\textsuperscript{j}, M.C. Carmona-Benitez\textsuperscript{k}, C. Chan\textsuperscript{l}, J.J. Chapman\textsuperscript{m}, A.A. Chiller\textsuperscript{n}, C. Chiller\textsuperscript{o}, A. Currie\textsuperscript{p}, J.E. Cutter\textsuperscript{q}, T.J.R. Davison\textsuperscript{a}, L. de Viveiros\textsuperscript{q}, A. Dobi\textsuperscript{r}, J.E.Y. Dobson\textsuperscript{q}, E. Druszkiewicz\textsuperscript{a,b,c}, B.N. Edwards\textsuperscript{a}, C.H. Faham\textsuperscript{j}, S. Fiorucci\textsuperscript{r}, R.J. Gaitskell\textsuperscript{s}, V.M. Gehman\textsuperscript{t}, C. Ghag\textsuperscript{u}, K.R. Gibson\textsuperscript{v}, M.G.D. Gilchriese\textsuperscript{n}, C.R. Hall\textsuperscript{w}, M. Hanhardt\textsuperscript{u}, S.J. Haselschwerdt\textsuperscript{w}, S.A. Hertel\textsuperscript{m}, D.P. Hogan\textsuperscript{w}, M. Horn\textsuperscript{m,k}, D.Q. Huang\textsuperscript{w}, C.M. Ignarra\textsuperscript{b,c}, M. Ihm\textsuperscript{y}, R.G. Jacobsen\textsuperscript{z}, W. Ji\textsuperscript{b,c}, K. Kaza\textsuperscript{k}, D. Kha\textsuperscript{i}, R. Knoe\textsuperscript{y}, N.A. Larsen\textsuperscript{v}, C. Lee\textsuperscript{a,b,c}, B.G. Lenardo\textsuperscript{m,k}, K.T. Lesko\textsuperscript{t}, A. Lindote\textsuperscript{a}, M.I. Lopes\textsuperscript{t}, D.C. Malling\textsuperscript{a}, A.G. Manalaysay\textsuperscript{m}, R.L. Mannino\textsuperscript{t}, M.F. Marzioni\textsuperscript{i}, D.N. McKinsey\textsuperscript{b,h}, D.-M. Mei\textsuperscript{a}, J. Mock\textsuperscript{a}, M. Moong\textsuperscript{a}, J.A. Morad\textsuperscript{m}, A.St.J. Murphy\textsuperscript{y}, C. Nehr\textsuperscript{i}, H.N. Niel\textsuperscript{l}, F. Neves\textsuperscript{l}, K. O'Sullivan\textsuperscript{e,h}, K.C. Oliver-Mallory\textsuperscript{a}, R.A. Ott\textsuperscript{a}, K.J. Palladino\textsuperscript{b,c}, M. Pangil\textsuperscript{a}, E.K. Pea\textsuperscript{a}, P. Phelps\textsuperscript{a}, L. Reichhart\textsuperscript{a}, C. Rhyne\textsuperscript{a}, S. Shaw\textsuperscript{a}, T.A. Shurt\textsuperscript{b,c}, C. Silva\textsuperscript{a}, W. Skuls\textsuperscript{a}, V.N. Solov\textsuperscript{a}, P. Sorensen\textsuperscript{a}, S. Stephenson\textsuperscript{m}, T.J. Summer\textsuperscript{m,k}, M. Syd\textsuperscript{a}, D.J. Taylor\textsuperscript{t}, W. Taylor\textsuperscript{t}, B.P. Tennyson\textsuperscript{h}, P.A. Terman\textsuperscript{t}, D.R. Tiedt\textsuperscript{t}, W.H. To\textsuperscript{a,b,c}, M. Tripathi\textsuperscript{m}, L. Tvrz\textsuperscript{a}, U. V\textsuperscript{a}, M. Verb\textsuperscript{a}, R.C. Webb\textsuperscript{f}, J.T. White\textsuperscript{a}, J.T. Whi\textsuperscript{a,b,c}, M.S. Withell\textsuperscript{f}, F.L.H. Wolfs\textsuperscript{d}, M. Yen\textsuperscript{a}, J. Yin\textsuperscript{a}, S.K. Young\textsuperscript{a}, C. Zh\textsuperscript{a}

\textsuperscript{a}Case Western Reserve University, Dept. of Physics, 10900 Euclid Ave, Cleveland OH 44106, USA
\textsuperscript{b}SLAC National Accelerator Laboratory, 2575 Sand Hill Road, Menlo Park CA 94025-7015, USA
\textsuperscript{c}Kavli Institute for Particle Astrophysics and Cosmology, Stanford University, 452 Lomita Mall, Stanford, CA 94309, USA
\textsuperscript{d}Imperial College London, High Energy Physics, Blackett Laboratory, London SW7 2BZ, UK
\textsuperscript{e}South Dakota School of Mines and Technology, 501 East St Joseph St, Rapid City SD 57701, USA
\textsuperscript{f}University of Maryland, Dept. of Physics, College Park MD 20742, USA
\textsuperscript{g}SUPA, School of Physics and Astronomy, University of Edinburgh, Edinburgh, EH9 3FD, UK
\textsuperscript{h}Yale University, Dept. of Physics, 217 Prospect St, New Haven CT 06511, USA
\textsuperscript{i}Lawrence Livermore National Laboratory, 7000 Ave. East, Livermore CA 94551, USA
\textsuperscript{j}University of California Santa Barbara, Dept. of Physics, Santa Barbara, CA, USA
\textsuperscript{k}Brown University, Dept. of Physics, 182 Hope St., Providence RI 02912, USA
\textsuperscript{l}University of South Dakota, Dept. of Physics, 414E Clark St., Vermillion SD 57069, USA
\textsuperscript{m}University of California Davis, Dept. of Physics, One Shields Ave., Davis CA 95616, USA
\textsuperscript{n}LIP-Coimbra, Department of Physics, University of Coimbra, Rua Larga, 3000-516 Coimbra, Portugal
\textsuperscript{o}Lawrence Berkeley National Laboratory, 1 Cyclotron Rd., Berkeley, CA 94720, USA
\textsuperscript{p}University of South Dakota Science and Technology Authority, Sanford Underground Research Facility, Lead, SD 57754, USA
\textsuperscript{q}University of California Berkeley, Dept. of Physics, Berkeley, CA 94720, USA
\textsuperscript{r}Texas A & M University, Dept. of Physics, College Station TX 77843, USA
\textsuperscript{s}University at Albany, State University of New York, Dept. of Physics, 1400 Washington Ave., Albany, NY 12222, USA

Abstract

LUX is a two-phase (liquid/gas) xenon time projection chamber designed to detect nuclear recoils resulting from interactions with dark matter particles. Signals from the detector are processed with an FPGA-based digital trigger system that analyzes the incoming data in real-time, with just a few microsecond latency. The system enables first pass selection of events of interest based on their pulse shape characteristics and 3D localization of the interactions. It has been shown to be >99% efficient in triggering on S2 signals induced by only few extracted liquid electrons. It is continuously and reliably operating since its full underground deployment in early 2013. This document is an overview of the system’s capabilities, its inner workings, and its performance.

Keywords: Trigger, Dark matter detectors, DSP, FPGA, DAQ, Baseline subtraction

1. Introduction

The Large Underground Xenon (LUX) detector is located at the Sanford Underground Research Facility (SURF) at 4850 ft underground. LUX is designed to detect potential dark matter candidates called Weakly Interacting Massive Particles (WIMPs). It utilizes a two-phase (liquid/gas) time projection chamber (TPC) filled with 350 kg of cryogenically cooled xenon. As shown in Fig. 1, the incoming particles that interact with xenon atoms induce primary scintillation light, called S1 light, and ionization electrons. From the point of interaction, the ionization electrons drift towards the surface in a uniform electric field, generated by gate (top) and cathode (bottom) wire grids. Once the electrons reach the liquid surface,
they are extracted into the gas region by a strong electric field. As the electrons are accelerated in the xenon gas, they create electroluminescence, called S2 light. The relation between the S1 and S2 light enables identification of the type of interaction that generated them.

The first WIMP search based on the analysis of 85.3 live-days of data with a fiducial volume of 118 kg, allowed for setting a limit on spin-independent WIMP-nucleon elastic scattering with a minimum upper limit on the cross section of $7.6 \times 10^{-46}$ cm$^2$ at a WIMP mass of 33 GeV/c$^2$. Currently the LUX experiment is in its 300-day run, that is due to conclude mid 2016 and will further improve the limit.

2. Trigger System Overview

The LUX trigger is a powerful system that has the ability to use the pulse shape information of the PMT signals to identify potential dark matter events and reject background events (e.g. events outside an inner fiducial volume, events with large energy depositions). Having the ability to differentiate between S1 and S2 signals, the trigger system can accept events in modes that use just S1 signal information, just S2 signal information, or the combination of the two. Pattern recognition is used to select events of interest based on the time, energy, and spatial information provided by the PMTs. Background events associated with large S1 and/or S2 signals and/or invalid geometrical patterns can be vetoed. The system is designed to make the trigger decision within as little as 1 µs from the time an interaction of interest occurs. Real-time processing is made possible thanks to FPGA technology. When used correctly, it is dependable, flexible, and cost effective, especially for projects requiring iterative development.

The analog sums of seven to eight PMTs are sent to the trigger system, as shown in Fig. 3. The summed signals are digitized and processed by two DDC-8DSP modules (Fig. 4a). The digitization is done at 64 MHz with 14-bit resolution. The two DDC-8DSP modules communicate with the Trigger

Figure 1: Depiction of signal generation in the LUX detector. Upon an interaction with the xenon medium, a prompt primary light signal (S1) is followed by a wider secondary light signal (S2), with appropriate time separation due to the drift length of electrons to the gas phase of the detector.

Figure 2: Overview of the signal and data flow in LUX. The PMT signals are pre-amplified immediately after leaving the xenon space. Post-amplifiers give the signals their final gain and anti-aliased shape, before they are fed into the Struck and Trigger digitizers. The trigger informs the Strucks about events of interest. Reduced quantities of the trigger system are merged with the waveform data stream (via XLM module) and stored for off-line verification and analysis.
A passive Butterworth filter provides initial signal conditioning. The Butterworth filter is followed by a 2nd-order Bessel filter. This is an active filter which was designed as an anti-aliasing filter that has minimal overshoot characteristics. Both filters have been tuned to have a corner frequency of 24 MHz.

The TB has one HDMI connection dedicated to send operational, configuration, and diagnostic information to an Extended Logic Module (XLM) [8], located in the VME crate of the DAQ system. This allows the trigger information to be merged with the DAQ data stream for off-line cross-checks and analysis. Since the DAQ and Trigger systems run off 100 MHz and 64 MHz clocks, respectively, the trigger decisions and reduced quantities are time-stamped using the DAQ clock, using dedicated high-speed DSP48A slices on the FPGA [9].

3.2. Digital filters

The digitized input signals are processed on the FPGA. The digital filter implemented on the FPGA is an FIR filter which is defined by the following general equation:

\[
h(i) = B \left( \sum_{j=-(m+n)}^{i-(m+n)} x(j) \right) - A \left( \sum_{j=-(m+n)}^{i-n} x(j) \right) + B \left( \sum_{j=-(n-1)}^{j} x(j) \right).
\]

The parameters \(m\) and \(n\) define the sample width of the main and side filter lobes, respectively. The \(A\) and \(B\) parameters are the filter coefficients for the main and side lobes, respectively. In order for the filter to eliminate baseline variations, the filter coefficients must have a total weight of zero. This requires that \(A \cdot m = 2 \cdot B \cdot n\). Figure 5 shows the filter response to an input pulse. The filter acts as an integrator and its response is proportional to the area of the input pulse when \(m\) is tuned to the signal width.

3.2.1. S1 Filter

The S1 filter is adjusted to detect S1-like pulses. It is defined by Eq. 1 with parameters \(A = 1, B = 0.5,\) and \(m = n,\) and it is shown in Fig. 7. The filter width \(n\) is programmable and can be 1 to 16 samples, which on a 64-MHz platform corresponds to a filter width range of 15.625 to 250 ns. This range is sufficient for the trigger to encapsulate a typical S1-like pulse which has a FWHM of ~80 ns. Although the filter reduces the effect of baseline variations, it increases the noise associated with summing multiple digitized samples. The noise observed at the ADC output is increased by a factor expressed by Eq. 2.

\[
\sqrt{A^2n + B^2m + A^2n} = \sqrt{2A^2n + B^2m}
\]
1 - FPGA (XC3SD3400A)  
2 - FX2-LP (USB 2.0)  
3 - Analog Input Channels  
4 - ADCs  
5 - Analog passive filters  
6 - Analog active filters  
7 - NIM-IN  
8 - NIM-OUT  
9 - NIM-Timestamping (CLK, RST)  
10 - External Clock  
11 - Spy Channel  
12 - HDMI  
13 - USB Connector  
14 - JTAG Connector  
15 - VME Connector  
16 - External Power (+5V)

---

Figure 4: a) The DDC-8DSP captures data with 14-bit resolution at 64MHz and processes it with a Xilinx Spartan-3A DSP FPGA. b) The Trigger Builder uses a Spartan-3E 500 Xilinx FPGA and enables second level processing of data received over high speed HDMI links. It allows making sophisticated trigger decisions based on information from both top and bottom PMTs.

---

Figure 6: Sample response of $S_1$ filter with width ($n$) set to 4. The filter performs baseline subtraction and its response is proportional to the area of the input pulse.

Figure 7: Depiction of the $S_1$ filter with a main to side lobe ratio of 1:1.

and for the $S_1$ filter equals $\sqrt{2n}$.

The filter efficiency to reject relatively slow baseline variations was estimated in the following way. We recorded noise waveforms of the analog chain as seen by the ADCs on the DDC-8DSP boards, passed them through the $S_1$ filter ($n = 4$), and measured the RMS noise at its output. Then we took the same noise waveforms, added sinusoidal signals with known amplitude and frequency, passed them through the $S_1$ filter, and measured the RMS noise at the filter output. The resulting change in RMS noise as a function of the amplitude and frequency of the sinusoidal baseline component is shown in Fig. 8. The increase in noise at the filter output is very small over a broad range of amplitudes and frequencies. It reaches just above 0.5% for relatively big superimposed baseline variation of 200 mV (pk-pk) and 50 kHz.

---

3.2.1. $S_1$-like pulse generation

In order to evaluate the performance of the $S_1$ filter, one needs to be able to simulate $S_1$-like pulses at the PMT output, which can be passed into the Spice model and analyzed further. Analyzing actual PMT output signals $[12, 13]$ we conclude that single phe pulses can be safely approximated with a Gaussian function, but as the number of phes grows within the pulse, the overall shape morphs to one expressed by the following envelope:

$$ S_1 = A \cdot \left( \exp \left( \frac{-t + t_0}{\tau_1} \right) - \exp \left( \frac{-t + t_0}{\tau_2} \right) \right) \cdot u_0(t - t_0). $$

Measurements showed that $S_1$ pulses are bounded by a pulse shape with a $\sim 5.5$ ns rise-time and a $\sim 29$ ns fall-time. The rise-time is defined as the time required to go from 10% to 90% of the pulse amplitude. The fall time is defined as the time from the peak of the pulse to $1/e$ of the peak value, which closely matches the triplet decay time in liquid xenon $[12]$. The values of $\tau_1$ and $\tau_2$ in Eq. 3, adjusted to reproduce the measured rise and fall times are, $\sim 5$ ns and $\sim 23$ ns, respectively. In order to generate a multi-phe $S_1$-like pulse with an envelope as shown in Fig. 9 one needs to superimpose a number of single phes with
appropriate time offsets, such that, as the number of phes grows, the resulting pulse envelope has a shape similar to that observed in the experimental data. To do that one needs to take the pulse envelope, normalize its area to unity, and perform a cumulative sum on it. The \((0,1)\) range of the cumulative sum yields a probability mapping that allows us to use a uniform random number generator to obtain a set of offsets for the construction of a large S1 like pulse.

### 3.2.1.2. Dynamic Range

S1-like pulses with a given number of phes are passed through the model of the analog chain and the S1 filter. By recording the maximum output values of the S1 filter as a function of the filter width \(n\), a dynamic range can be determined, as is shown in Fig. 10. The results of the simulations for a nominal PMT gain of \(3.3 \times 10^6\) show that we can expect linearity up to about 800 phes. This range is relatively independent of the filter length. Because of the monotonicity of the filter response for \(n \geq 4\), one can still perform pulse area discrimination in the non-linear region. For shorter filters (e.g. \(n = 3\)) there is a slight falloff for the S1 filter output for pulses above 1400 phes. This is related to short filters being more sensitive to the side-effects of progressively larger saturation of analog input stages.

#### 3.2.1.3. Filter sensitivity

In order to estimate the lower threshold that can be applied to the S1 filter output we carried simulations that evaluate the following:

- **False trigger rate** – determine how many times per second the S1 filter will identify a noise fluctuation in the baseline as a valid pulse for a given threshold.

- **Trigger efficiency** – estimate what fraction of single phe pulses will cross the lower threshold of the S1 filter and thus be identified as a valid S1-like pulse.

In all our simulations we have used real noise baseline sets collected at SURF. The sets represent the electronic noise induced on one trigger channel when eight PMT bases were fully biased and the signal was passed through the entire analog chain to the trigger input. A few thousand waveforms, each containing 128 K samples, were captured with the DDC-8DSPs, totaling four seconds worth of noise waveforms. The simulations take into account the PMT single phe response which can be reasonably approximated by a Gaussian distribution with a sigma of \(37\%\).

Simulation results shown in Fig. 3.2.1.3 indicate that an S1 filter width \(n\) of three samples yields the best single phe detection efficiency, but at the price of the dynamic range as shown earlier in Fig. 10. Finally, a width of four samples has been determined to be optimal. If individual PMTs were connected to individual trigger channels, we could expect a up to 95% efficiency in detecting single photoelectrons with a \(-1\) Hz of false triggers. However, summing PMT channels increases the level...
of the baseline noise and forces us to raise the threshold to preserve the -1 Hz of false triggers. According to the simulations, the higher threshold causes a drop in efficiency of detecting single phes to -80%.

3.2.2. S2 Filter

The S2 signals are wider than the S1 signals and thus require an appropriately longer filter. The filter shape is different from the S1 filter. It is still defined by Eq. (1), but with \( A = 1, B = 2 \) and \( m = 4 \cdot n \). The parameter \( n \) is programmable and can be 1 to 64 samples, which on a 64-MHz platform corresponds to filter width \( m \) range of 62.5 ns to 4 \( \mu s \). For this filter, the ratio of the width of the main lobe to the side lobe is changed from 1:1 to 4:1, as shown in Fig. 12. This enables us to save 50% pipeline delay elements associated with the filters in the FPGA.

The four times smaller width of the side lobe enables better discrimination of S2-like pulses which arrive close together, in for example multiple scatter events. If the filter width \( m \) is set to 2 \( \mu s \), then with a 1:1 S2 filter the minimal recommended pulse separation (defined as time-at-baseline) is -2 \( \mu s \), while for the 4:1 S2 filter the recommended pulse separation drops down to -500 ns. These recommended separations come directly from the size of the side lobes (\( n \)).

![S2 Filter](image)

Figure 12: S2 filter with a main to side lobe ratio of 4:1, which saves 50% of FPGA pipeline resources, and enables better separation of adjacent pulses.

3.2.2.1. S2-like pulse generation

The signals at the PMT output that are associated with S2-like pulses have been found to be well approximated by the superposition of individual photoelectrons with a Gaussian distribution envelope. The width of the distribution is mostly dependent on the depth of the interaction and the drift field, and a typical value of 280 ns (1\( \sigma \)) has been chosen for the study. The individual photoelectrons are approximated with a Gaussian shape with a FWHM of 7.7 ns and an area of 13.3 mVns for a PMT gain of 3.3x 10^6. Such S2-like pulses are fed into the simulation model which yields the expected output of the ADCs on the DDC-8DSP modules. A sample of a simulated S2 signal is shown in Fig. 13.

![S2 Filter Response](image)

Figure 13: a - S2 pulse envelope with a width of 280 ns (1\( \sigma \)). b - Sample S2 induced by 1000 photoelectrons. c - Sample S2 pulse induced by 200 photoelectrons.

3.2.2.2. S2 Dynamic Range

By passing the simulated pulse with a known amount of photoelectrons through the S2 filter and recording the maximum output value, a dynamic range plot can be generated, shown in Fig. 13. For a single trigger channel, the S2-filter response is linear up to 11,000 photoelectrons. Beyond that, the response is not linear, but pulse area discrimination is still possible.

In order to estimate the lower threshold that can be set on the S2 filter output, the following two elements have been analyzed:

- False trigger rate – estimation of the rate of S2 filter lower threshold crossings due to fluctuations in the baseline.
- S2 filter response to very small signals induced by as little as six photoelectrons in a single summed trigger channel.

Figure 14 shows that, with the measured noise levels of summed channels, the S2 filter can detect 99.9% of six photoelectrons pulses seen by a single trigger channel, with at most 1 Hz of false triggers. A single liquid electron, which is an electron extracted from the surface of the liquid xenon, is expected to produce a total of 20-30 photoelectrons.

![S2 Filter Response](image)

Figure 14: S2 filter dynamic range for a single DDC-8DSP channel. For reference: a - For Run3 WIMP search the upper limit of S2 total size was 3300 phe (at most -730 phe in one trigger channel). b - The LUX PMT has a non-linearity of 2% at 9,000 phe. c - The coupling capacitors of the LUX PMT base fully deplete for pulse size of 23,000 phe.

3.2.3. S1 and S2 pulse identification

By design, the S1 filter is sensitive to S1-like features of real S2 pulses. To reduce the effect of S1 filter triggering on real S2-like pulses, we have a user selectable option where an S1 \( \text{Found} = (S1 \text{ filter did and S2 filter did not cross threshold}) \). If this option is selected, the S1 filter response is delayed to align it with the S2 filter response and then a requirement of crossing the lower threshold of the S1 filter and not crossing the lower...
threshold of the S2 filter is imposed. A sample of proper S1 and S2-like pulse identification is shown in Fig. 16. It should be noted that this approach for S1 pulses whose area exceeds the lower threshold of the S2 filter, will not generate a trigger.

4. Trigger modes

The trigger has the capability to differentiate between S1 and S2 signals, and identify events based solely on S1 or S2 signal information, or combined S1 and S2 signal information. The following three trigger modes have been defined: S1Mode, S2Mode and S1&S2Mode.

4.1. S1 Mode, S2 Mode

S1Mode and S2Mode are similar. Their Finite State Machine (FSM) flow is shown in Fig. 17 except that they search for different pulse types. When the search for an event of interest begins, there is the option to require that the detector is quiet for a certain period of time. During this quiet time, no trigger channel can see a signal that crosses the lower threshold of the S1 filters, independent of the trigger mode. The length of the quiet time is user selectable and can range from 0 to 65 ms in 1 μs steps.

The first signal that is detected after the quiet time requirement is satisfied initiates the beginning of the coincidence window. The length of the coincidence window is user selectable and can range from 120 ns to 8 μs in 32 ns steps. It is separate for S1 and S2. At the end of the coincidence window we record which channels saw their respective filter lower thresholds crossed. We store that information in hit-vectors and pass it to the TB for further processing. We also keep track of which trigger channel generates the maximum S2 filter response which enables more precise fiducialization of events (Section 5.1). If a trigger condition is met and a trigger signal is issued to the DAQ system, a hold-off counter is armed with a user-selectable value and starts counting down until reaching zero. While the hold-off counter is counting down, no new triggers are sent to the DAQ. This in many instances prevents triggering on tails of previously triggered interactions. The hold-off time can range from 4 μs to 65 ms in 1 μs steps.

4.2. S1&S2 Mode

S1&S2Mode is a combined trigger mode where the FSM utilizes information about the two types of pulses simultaneously. This mode glues the two previous separate modes together, by taking into account pulse separation (drift time) which allows cuts to be made on vertical position. This is illustrated in Fig. 18. The user selectable parameters are the same as described earlier with the addition of a new parameter drift time which can range from 15.625 ns to 1.024 ms in 15.625 ns steps. After the S1 coincidence window runs out, the drift time counter starts incrementing. If it reaches the user selected value and if no S2-like pulse is found, the trigger issues a reset and starts looking for another event of interest. If an S2-like signal is found before the drift time counter runs out, then the current
trigger cycle is carried out to the end (as it would in S2 Mode). At the end of S1&S2 Mode cycle at the DDC-8DSP level we are left with appropriate S1 and S2 hit-vectors and the record of which channel generated the maximum S2 filter response and what its value was during the cycle. This information is sent to the TB for further processing.

Figure 18: S1&S2 combined mode, 1- quiet time, 2- S1 coincidence window, 3- drift time, 4- S2 coincidence window, 5- hold-off, 6,7- S1 and S2 hit-vectors.

5. Trigger Maps

There are two levels of Trigger Maps (TM). One is at the DDC-8DSP and one is at the Trigger Builder level. The Trigger Map on the DDC-8DSPs allows us to validate events based on the geometrical information provided by the S1 and S2 hit-vectors. Once the DDC-8DSP is done capturing the hit-vectors the S1 and S2 8-bit counterparts are concatenated to form a 16-bit address which is passed into the TM. It has 2^{16} single bit positions referenced by the just formed 16-bit address. The TMs bit positions are populated before the run by the end-user in a manner shown in Fig. 19. A bit value of one indicates that the event with such a hit-address is of interest.

Figure 19: Trigger Map at the DDC-8DSP level. The hit-vectors concatenated form a 16-bit address of the look-up table.

The TB was designed to work with up to seven DDC-8DSP modules. It can receive up to 56 bits worth of S1 or S2 hit-vectors. As a trigger map covering the potential 2^{56} combinations is beyond our memory resources, we developed a translation scheme, shown in Fig. 20. The up to 56-bit long hit-vectors are mapped into a secondary 16-bit hit-vector. Each of the received hit-bits is assigned to a hit-counter which represents the geometrical area to which a given group of PMTs was assigned. We scan through the hit-vectors and each time we see a logical one in a given cell, we find the hit counter tied to the given bit and increment it. This generates a sixteen cell count-vector that contain number of hits each area received. Based on user-defined counter thresholds we translate the count-vector into a final 16-bit hit-vector, which is passed to the TBs Trigger Map. It is worth noting that this translation module can be viewed as a very flexible multiplicity discriminator.

5.1. PMT summing and maximum-based trigger

After analyzing many different summing approaches, the PMTs have been summed according to the map shown in Fig. 21. For each PMT array (top and bottom) three sums (T1-T3, B1-B3) are dedicated to the outer PMTs and five (T4-T8, B4-B8) cover the PMTs above/below the fiducial volume, indicated in the figure with a dashed circle. PMTs are assigned to groups in such a way that no adjacent PMTs are in the same group, thus minimizing the saturation of the analog sum for large S2s. Using LUXSim [17] we investigated the efficiency of event fiducialization capability of the trigger. We generated a set of events with known positions along the radius of the detector and applied different trigger algorithms. We found that using information only from threshold crossings has limitations, because this approach has to be optimized for ranges of energies. If one optimizes it for high energy events, smaller events from the outer volume will leak in, shown by curve 1 in Fig. 22. If one optimizes the thresholds for low energy events, then bigger fiducial volume events close to the boundary will be rejected, shown by curve 2 in Fig. 22. To improve the triggering efficiency at the edge of the fiducial volume and minimize the dependency on event energy, we developed a maximum-based trigger on the FPGA. In this mode we keep track of which trigger group sees the maximum filter response in a given event. The TM performs multiplicity discrimination and its output is combined with the maximum filter response to make a final trigger decision. For example if the Trigger Map determines that the coincidence condition is satisfied and the maximum signal was detected in one of the groups associated with the top PMTs.
that we can further improve the efficiency, defined as deviation from the ideal cut at the FV edge, as shown by curve 3 in Fig. 22. Because the FV edge cuts through the space covered by the inner-corner PMTs, we found that we can further improve the efficiency by summing them into one group in the top array (T4) and not taking this group into account when making the maximum detection based trigger, shown by curve 4 in Fig. 22.

above the fiducial volume, we accept a given event as valid, otherwise we reject it.

The maximum-based trigger improves the fiducialization efficiency by summing them into one group in the top array (T4) and not taking this group into account when making the maximum detection based trigger, shown by curve 4 in Fig. 22.

Figure 21: Summing map for top (a) and bottom (b) PMTs. While scrambled to maximize the dynamic range, the grouping preserves the outer and inner PMT separation for event fiducialization. The fiducial volume boundary is indicated with the dashed-line circle.

The maximum-based trigger improves the fiducialization efficiency, defined as deviation from the ideal cut at the FV edge, as shown by curve 3 in Fig. 22. Because the FV edge cuts through the space covered by the inner-corner PMTs, we found that we can further improve the efficiency by summing them into one group in the top array (T4) and not taking this group into account when making the maximum detection based trigger, shown by curve 4 in Fig. 22.

Figure 22: Efficiency of accepting fiducial volume events: 1 - using threshold crossing optimized for large events (10,000 phe), 2 - using threshold crossing optimized for small events (7,500 phe), 3 - using maximum detection with T4 PMTs included, 4 - using maximum detection with T4 PMTs excluded. The solid lines are shown as eye-guides.

The FPGA firmware has been developed in Xilinx ISE environment [18] using VHDL. The DDC-8DSP FPGA design consists of ~5,000 lines of code and utilizes 27% of the available resources. The Trigger Builder FPGA design consists of nearly 3,000 lines of code and utilizes 21% of the available resources.

The FX USB controller firmware has been developed in µVision3 [19] using C for 8051 processors. As the starting point we took a sample framework provided by Cypress Semiconductor [20]. For the FX controller on DDC-8DSP we expanded it by adding just over 1,000 lines of code which almost fully utilizes the available resources. For the FX controller on the Trigger Builder we had to add just over 300 lines of code.

The USB communication has been realized using LibUSB [21]. It is an open-source USB communication library that allows cross-platform access to USB devices and has extended functionality such as read/write timeouts. In order to use the LibUsb library in the PC control software, a wrapper DLL library has been written in Dev-C++ [22].

The host PC control software is written in BlackBox Component Builder. It is a Component Pascal development environment offered by Oberon Microsystems [23]. We have found this environment to be stable and rather friendly in rapid-prototyping. The implementation of the functionality for LUX took just above 3,000 lines of code. The developed GUI consists of two main and five support panels. Figure 23 shows one of the user configuration menus.

Figure 23: Configuration menu of the DDC-8DSP modules. There are 20+ independent and configurable trigger parameters on the DDC-8DSP alone.

The triggering system is tightly coupled with the rest of the experiment via central MySQL databases. Whenever an DAQ acquisition is initiated, the trigger is re-programmed with the appropriate preset or custom settings which are saved in the database as an XML string [24]. This aids record keeping and improves the integrity of collected data.

The system constantly calculates an average trigger rate over ten second periods and reports these averages to the slow control system for storage and monitoring. This aids keeping track of the detector stability in time and allows operators to set additional alarm conditions.

6. Firmware and Software

The FPGA firmware has been developed in Xilinx ISE environment [18] using VHDL. The DDC-8DSP FPGA design consists of ~5,000 lines of code and utilizes 27% of the available resources. The Trigger Builder FPGA design consists of nearly 3,000 lines of code and utilizes 21% of the available resources.
7. Performance

7.1. False Trigger Rates

It is critical to diagnose problems that impact the data being collected as soon as possible. To constantly monitor the trigger behavior we developed trigger sweeping. It measures and records the rate of pulses seen by the S1 and S2 filters as a function of thresholds. It has been parallelized in such a way that it can run constantly in the background while the trigger system is operating and does not affect its performance. Figure 24 shows one of the trigger sweeps for the S1 filter, collected during one of our noise tests, that brought our attention to unexpected crosstalk from a liquid xenon level sensor.

7.2. Trigger decision latency

The latency of the S1 Found signal, labeled by \( \alpha \) in Fig. 16, is associated with \( S1 = S1 \ not \ S2 \) being enabled and depends on the S1 and S2 filter lengths. The latency of 3 \( \mu s \) between an S2 being detected and the final trigger pulse is the sum of time of the programmed coincidence window in this case 2 \( \mu s \), the time required to send reduced quantities to the TB, and the time to compute the final trigger decision, is shown by \( \beta \) in Fig. 16.

7.3. First WIMP Search

During the first WIMP search the trigger operated in S2Mode. In that mode, the S2 filter threshold was set to 8 phe on each of the trigger group channels and the coincidence was set to \( \geq 2 \) within a 2 \( \mu s \) time window. The hold-off was set to 1–4 ms, intentionally preventing additional triggers after large S2 pulses. Utilizing the trigger in this way minimized the chances of discarding potentially good events, while still offering significant savings in computational resources needed during event building. The measured trigger efficiency reaches 99.9\% for S2 pulses with a total size of 100 phe \[25\], which is a comfortable margin away from the 200 phe lower S2 cut in the experiments’ first WIMP search analysis \[6\].

7.3.1. Sample triggered low energy event

The ability to capture very small energy-wise events is critical for success of LUX. Figure 25 shows a sample 1.5 keVee interaction event identified in the detector by the LUX trigger system during the first WIMP search.

The smallest S2 signal in LUX is one induced by a single extracted electron from the liquid surface. Such a signal on average has a total size of 24.6 phe \[6\]. Figure 26 shows that the LUX trigger system is capable of triggering on signals from single extracted electrons.

7.4. Power consumption

During off-line verification of the trigger system performance, where a software model of the trigger was developed \[25\], it has been estimated that a software trigger would require a dedicated \( \sim 150 \) CPU computational cluster to keep up with the deployed LUX trigger system. Such a dedicated cluster would require \(-6.7 \) kW to just power the CPUs themselves, while the LUX trigger boards consume a total of \(-15 \) W \[26\].

8. Conclusions

The LUX trigger is a powerful system that has been finely tuned and optimized for the LUX dark matter search experiment. This was achieved mainly by developing custom digital processing hardware and low-level FPGA firmware. Despite being forced to sum the PMT signals into sixteen trigger
groups, the dynamic range has been optimized to accommodate low-energy dark matter searches, as well as high-energy detector calibrations. The trigger system has been shown to be sensitive to S2 signals induced by a single extracted electron with a latency of just few microseconds. Although the LUX experiment did not need to fully utilize the feature set of the developed trigger system, its flexibility and performance have shown to be invaluable at all the stages of the experiment. The system has been reliably operating since its underground deployment in early 2013 and currently continues to enable data collection during LUX experiments’ 300-day run. The experience gained through this work has already shown to be important in the development of next-generation LZ experiment [27].

Acknowledgments

This work was partially supported by the U.S. Department of Energy (DOE) under award numbers DE-FG02-08ER41549, DE-FG02-91ER40688, DE-FG02-95ER40917, DE-FG02-91ER40674, DE-SC0000660, DE-FG02-11ER41738, DE-AC02-05CH11231, DE-AC52-07NA27344, and DE-FG01-91ER40618; the U.S. National Science Foundation under award numbers PHYS-0750671, PHY-0801536, PHY-1004661, PHY-1102470, PHY-1003660, PHY-1312561, PHY-1347449; the Research Corporation grant RA0350; the Center for Ultra-Low Background Experiments in the Dakotas (CUBED); and the South Dakota School of Mines and Technology (SDSMT). LIP-Coimbra acknowledges funding from Fundação para a Ciência e a Tecnologia (FCT) through the project-grant CERN/FP/123610/2011. Imperial College and Brown University thank the UK Royal Society for travel funds under the International Exchange Scheme (IE120804). The UK groups acknowledge institutional support from Imperial College London, University College London and Edinburgh University, and from the Science & Technology Facilities Council for PhD studentship ST/K502042/1 (AB). The University of Edinburgh is a charitable body, registered in Scotland, with registration number SC005336.

We gratefully acknowledge the logistical and technical support and the access to laboratory infrastructure provided to us by the Sanford Underground Research Facility (SURF) and its personnel at Lead, South Dakota. SURF was developed by the South Dakota Science and Technology authority, with an important philanthropic donation from T. Denny Sanford, and is operated by Lawrence Berkeley National Laboratory for the Department of Energy, Office of High Energy Physics.

References

devicenotes/ug431.pdf