Lawrence Berkeley National Laboratory
Recent Work

Title
THE EFFECTS OF INTERFACE REACTIONS ON ELECTRICAL CHARACTERISTICS OF METAL-GaAs CONTACTS

Permalink
https://escholarship.org/uc/item/62k0f81g

Author
Yu, K.M.

Publication Date
1987-02-01
THE EFFECTS OF INTERFACE REACTIONS ON ELECTRICAL CHARACTERISTICS OF METAL-GaAs CONTACTS


February 1987
DISCLAIMER

This document was prepared as an account of work sponsored by the United States Government. While this document is believed to contain correct information, neither the United States Government nor any agency thereof, nor the Regents of the University of California, nor any of their employees, makes any warranty, express or implied, or assumes any legal responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by its trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof, or the Regents of the University of California. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof or the Regents of the University of California.
THE EFFECTS OF INTERFACE REACTIONS ON
ELECTRICAL CHARACTERISTICS OF METAL–GaAs CONTACTS

K. M. Yu, W. Walukiewicz, J. M. Jaklevic and E. E. Haller

Center for Advanced Materials and Department of Instrument Science, Lawrence Berkeley Laboratory and University of California, Berkeley, California 94720.

T. Sands

Bell Communications Research, Inc., 331 Newman Springs Rd., Red Bank, New Jersey 07701

Solid-state interface reactions between metal thin films and (100) GaAs substrates at elevated temperature are studied by conventional and heavy ion Rutherford backscattering spectrometry, x-ray diffraction and transmission electron microscopy. Metals investigated in this study include Pt, Pd, Ni, Co, Rh and W. Electrical properties of the metal/n–GaAs diodes undergoing annealing treatments at various temperatures were also measured with the current–voltage dependence. Optimum diodes with maximum barrier heights as well as minimum ideality factor and leakage currents are obtained for diodes annealed at temperatures at which a uniform thin layer of reacted phase is observable at the interface. The barrier heights of the optimum diodes show a linear dependence on the work functions of the various metals. The electrical properties of these diodes are discussed in terms of a recently proposed amphoteric native defect model.
According to the classical theory of Schottky [1], a metal coming in contact with a semiconductor creates a potential difference, the Schottky barrier height. This barrier is equal to the difference between the metal work function, $\phi_m$, and the semiconductor electronic affinity. Although Schottky's model was proposed to explain ideal metal-semiconductor contacts, most experimental results showed that it did not apply to real diodes. In 1947 Bardeen [2] suggested that interface states are important in the "pinning" the Schottky barrier resulting in the insensitivity of the barrier heights to the metal work functions.

Recently, many new models on the Schottky barrier formation mechanisms have been proposed [3,4] to explain experimental results obtained in ultra-high vacuum on atomically clean semiconductor surfaces [5]. One of these models, proposed by Spicer et al [6,7] assumes that the Fermi level position is determined by native defects formed at the interface. Although the simple defects ( vacancies [6], antisites [8,9], etc.) were considered, none of them could be positively identified as the defect responsible for the Fermi level pinning. It has been shown recently [10] that a consistent model of Schottky barrier formation can be based on an amphoteric native defect system existing close to the interface. The model is capable of explaining a large variety of experimental results obtained on diodes prepared in ultra high vacuum on atomically clean GaAs surfaces.

However, since the practical Schottky diodes for device applications are prepared under less well controlled conditions, important questions arise:

1) Is the model formulated for the ideal situation still applicable in this case?
2) and How do the interface reactions at elevated temperatures affect the defect distribution at the interface?
To address these issues we have studied effects of thermal annealing on the structural and electrical properties of metal/GaAs contacts. The diodes are fabricated under conventional vacuum conditions ($10^{-6}$ torr) and only chemical etching is applied to the GaAs surface prior to metal deposition so that ~20Å of native oxide is present at the interface. The diodes are annealed at elevated temperatures in the range of 100-900°C.

Undoped and Te doped (100) GaAs wafers with $\rho>$10$^7$ $\Omega$-cm and $\rho$<10$^{-2}$ $\Omega$-cm respectively (Wacker Chemitronic [11]) were degreased in boiling trichloroethylene (TCE) for 5 min. followed by a brief etch in 50% HCl solution to reduce the thickness of the native oxide on the GaAs surface. Metal films (Co, Ni, Rh, Pd, Pt and W) of thicknesses between 100 and 1000 Å were deposited on the wafers by electron gun evaporation (Co, Ni, Rh, Pd and Pt) and RF sputtering (W) with base pressures below 2X10$^{-6}$ torr in the deposition chambers. Circular diodes (diameter ~1mm) were patterned on the Te doped wafers by placing a metal shadow mask on the wafers during deposition. The samples were capped on both sides with ~1000Å of SiO$_2$ before annealing in flowing N$_2$ ambient at temperatures ranging from 100 to 900°C for 20 min. Ohmic contacts of the diodes were fabricated on the back side of diodes on Te doped wafers by depositing ~1000 Å of a Au-Ge eutectic alloy followed by a brief annealing treatment at 425°C after removal of the oxide caps. Ohmic contacts were formed before metal deposition for diodes annealed at temperatures below 450°C.

Rutherford backscattering spectrometry measurements were carried out with a 2.0MeV $^4$He$^+$ (RBS) beam and a 20MeV $^{16}$O$^{++}$ (heavy ion RBS) beam at a scattering angle of 170°. Improved depth resolution (<40Å) for very thin films (~100Å) was achieved by tilting the specimen at 50-65° with respect to the beam. Plan-view and cross-sectional Transmission Electron Microscopy
(TEM) were performed on some of the samples with a Siemens 102 TEM at 100keV and a JEOL JEM 200CX at 200keV, respectively [10]. Schottky barrier heights ($\phi_{bn}$) of the diodes were obtained by considering the ideal thermionic emission equation:

\[ J = A^* T^2 \exp \left( \frac{-q\phi_{bn}}{kT} \right) \cdot \left[ \exp \left( \frac{qV_a}{nkT} \right) - 1 \right] \]

where $J$ is the current density, $A^*$ is the effective Richardson constant (taken to be $8.16 \text{ A/cm}^2/\text{K}^2$ in this work), $k$ is the Boltzmann constant, $V_a$ is the applied voltage, $q\phi_{bn}$ is the Schottky barrier height of the diode and $n$ is the ideality factor which is $=1$ if the thermionic emission process dominates.

Table I shows the summary of the RBS, HIRBS, XRD and TEM results for the six different metal-GaAs systems after annealing at temperatures in the range of 100-900°C. Except for W, which is a refractory metal, all of the metals react with the GaAs substrate at a temperature below 350°C. Note that Co, Ni and Pd form ternary phases ($M_x\text{GaAs}$) with $2<x<4$ at low temperatures ($<300°C$). These ternary phases are intermediate phases and transform to binary phases at higher temperatures. For Rh and Pt, only binary phases ($M\text{-Ga}$ and $M\text{-As}$) are observed at all annealing temperatures higher than 300°C. After annealing at temperatures higher than 600°C only binary phases are detected in all cases. Vertical phase separation with $M\text{-As}$ at the interface and $M\text{-Ga}$ on top is detected for systems which form binary intermediate phases (Pt and Rh). For systems which form ternary intermediate phases (Co, Ni and Pd) both the $M\text{-As}$ and $M\text{-Ga}$ phases are in intimate contact with the GaAs substrate at high temperatures. The $W\text{-GaAs}$ system is a special case in this study since no interface reaction is observed up to 700°C. Only a $W_2\text{As}_3$ phase in the
form of islands is identified after annealing at temperatures higher than 750°C.

A summary of the electrical measurements of the six types of diodes is given in table II. The values of $\phi_{bn}$, $n$ and leakage current densities at -0.4V bias shown in table II are those of the best diode (lowest $n$ and leakage and highest $\phi_{bn}$) for each system. The annealing temperatures at which these diodes are obtained, $T_0$, are also given in table II. Correction to the image force lowering effect on the barrier heights ($\sim 0.04$eV) [12] is included in the values of $\phi_{bn}$ shown in table II. Comparing tables I and II, we notice that the values of $T_0$ are the same as those at which initial reactions at the interface are observed. For the W/GaAs diode, although no metallurgical reaction is observed up to 700°C, the diode exhibits ideal behavior after annealing at 300°C and remains so up to 600°C. This can be attributed to the balling up of the native oxide at high temperatures resulting in an intimate contact between the W and the GaAs [13]. In addition, W, being the most electropositive of the metals studied, may react with the GaAs native oxide [14]. Note that the ideality factors for these diodes deviate significantly from unity ($n=1.2$). This is mainly due to the high doping concentration of the substrates ($n=2-3\times10^{17}$cm$^{-3}$). An exception is the W diode ($n=1.05$) which has a better interface as a result of sputter deposition. These values of $n$ are in good agreement with the results of Zussman [15] who explored the effects of high substrate doping and different deposition techniques on the diode characteristics.

Degradation in the diode properties for Co, Ni, and Pd diodes is observed after annealing at temperatures higher than 350°C. This can be correlated to the formation of laterally irregular interface morphology of the diodes resulting from the disintegration of the intermediate ternary phases and
precipitation of binary phases at this temperature range. Degradation of the Pt diode starts at temperatures higher than 500°C due to the interdiffusion of Pt and Ga and As atoms at the interface region as observed by Yu et al [16] and Sands et al [17]. The Rh diode experiences a degradation at ~400°C and a recovery at ~450°C with final degradation at ~600°C. This is due to the fact that the metastable phase RhAs formed at 300°C at the interface becomes unstable at ~400°C and the stable RhAs₂ phase starts to nucleate. As a result the diode interface becomes laterally non-uniform. As the RhAs₂ grows and forms a uniform layer at the interface, good diode properties resume. The degradation of the Rh diode at >600°C is believed to be the effect of interdiffusion of the Rh and Ga and As atoms similar to the Pt diode [18]. Such interdiffusions are also observed for the W diode after annealing at temperatures >650°C and account for the degradation of the W diode at these temperatures [13].

Values of the barrier heights for the diodes annealed at optimum temperatures along with the barrier heights of as deposited diodes are shown in figure 1. Note a very distinct difference between the more reactive metals Co, Ni and Pd and the relatively nonreactive ones, W and Pt. The diodes with reactive metals show no substantial increase of the barrier height upon annealing. In this case the barrier properties are well established during room temperature metal deposition. Barrier heights for nonreactive metals increase upon annealing at elevated temperatures. This effect is especially visible for Pt diodes where an increase of the barrier height by more than 0.2 eV is observed.

The presented experimental data can be understood in terms of he recently proposed amphoteric defect model [10]. In this model the barrier height is determined by the pinning of the Fermi energy in the energy range 0.5 to 0.7eV.
above the valence band maximum. This leads to the barrier height limits $\phi_{bn}^{\text{max}} = 0.92$ eV and $\phi_{bn}^{\text{min}} = 0.72$ eV. The lower and upper limit of this range is given by an energy level of (As$_{Ga}$, V$_{As}$) donor complex and the V$_{Ga}$ acceptor, respectively. The final pinning positions in this range depend on additional factors such as metal electronegativity (or work function) and concentration of the native defects. The latter factor may in turn be affected by the surface preparation conditions and/or solid phase reactions at the interface.

It is known that the surface preparation technique used in the present work leads to an oxidized surface [17,19-21] with Fermi level pinned at $\sim 0.7$ eV above the valence band [22]. Deposition of a nonreactive metal results in the formation of a barrier determined by this initial pinning. On the other hand, highly reactive metals disperse the interface oxide during the deposition ensuring intimate contact between metal and semiconductor. For nonreactive metals higher temperatures are required to induce such reactions. The fact that the optimum Schottky barrier heights are very close to the limits predicted by the defect model indicates that most of the defects responsible for pinning are located at some distance from the interface so that they are not affected by the initial chemical reactions at the interface.

The barrier height's dependence on metal electronegativity is in general agreement with the prediction of the defect model. The only exception is the highly electronegative Rh which forms barrier lower than 0.8 eV. To account for such exceptions, better understanding of the effects of interface reaction on the defect stability would be required. As seen in figure 1 the optimum barrier height also shows a linear dependence on the experimental metal work function [23]. This observed linear dependence is believed to be due to the existence of the thin interface reacted layer. For all the metal/GaAs systems
studied, these interface layers have \([M]/[GaAs] \geq 2\). They are expected to have work functions close to those of their corresponding metals.

In summary we have found a correlation between initial solid phase reaction at the metal/GaAs interface and the optimum electrical properties of Schottky contacts. We have also shown that the barrier heights agree well with the predictions of the amphoteric native defect mechanism of Schottky barrier formation.

ACKNOWLEDGEMENTS

The authors wish to thank W. L. Searles and J. Madok for assistance in the RBS and HIRBS experiments and S. K. Cheung for performing the I-V measurements. The assistance and cooperation of R. Stokstad, R. M. Larimer and the staff of the 88" cyclotron at LBL are acknowledged.

This work was supported by the Director, Office of Basic Energy Research, Office of Basic Energy Sciences, Materials Science Division of the U. S. Department of Energy under Contract No. DE-AC03-76SF00098.

REFERENCES

11. Reference to a company or product name does not imply approval or recommendation of the product by the University of California or the U. S. Department of Energy to the exclusion of others that may be suitable.


FIGURE CAPTIONS

Figure 1 Plot of Schottky Barrier Heights $\phi_{bn}$ of Co, Ni, Rh, Pd, W and Pt-GaAs diodes as deposited (filled circles) and after annealing at $T_0$ (open circles) versus the metal work functions $\phi_m$. 
TABLE I Initial and final reactions of metal-GaAs systems studied by RBS, HIRBS, TEM and XRD.

<table>
<thead>
<tr>
<th>Metal-GaAs</th>
<th>Initial Reaction Temp.</th>
<th>Initial Reaction Products</th>
<th>Final Reaction Temp.</th>
<th>Final Reaction Products</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-GaAs</td>
<td>&lt;300°C</td>
<td>Co$_2$GaAs</td>
<td>&gt;500°C</td>
<td>CoGa, CoAs</td>
</tr>
<tr>
<td>Ni-GaAs</td>
<td>200°C</td>
<td>Ni$_3$GaAs</td>
<td>&gt;500°C</td>
<td>NiGa, NiAs</td>
</tr>
<tr>
<td>Rh-GaAs$^a$</td>
<td>300°C</td>
<td>RhGa, RhAs</td>
<td>500°C</td>
<td>RhGa, RhAs$_2$</td>
</tr>
<tr>
<td>Pd-GaAs</td>
<td>250°C</td>
<td>Pd$_4$GaAs</td>
<td>600°C</td>
<td>PdGa, PdAs$_2$</td>
</tr>
<tr>
<td>W-GaAs</td>
<td>—</td>
<td>—</td>
<td>800°C</td>
<td>W$_2$As$_3$ islands</td>
</tr>
<tr>
<td>Pt-GaAs$^a$</td>
<td>350°C</td>
<td>Pt$_3$Ga, PtAs$_2$</td>
<td>600°C</td>
<td>PtGa, PtAs$_2$</td>
</tr>
</tbody>
</table>

$^a$ Binary phases are vertically separated in the structure: M-Ga/M-As/GaAs.

TABLE II Summary of electrical measurements on six types of diode after annealing at $T_0$.

<table>
<thead>
<tr>
<th>Metal-GaAs</th>
<th>Annealing Temp. $T_0$</th>
<th>$\phi_{bn}(V)$</th>
<th>$n$</th>
<th>leakage current at -0.4V(A/cm$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Co-GaAs</td>
<td>&lt;300°C</td>
<td>0.787</td>
<td>1.29</td>
<td>6X10$^{-6}$</td>
</tr>
<tr>
<td>Ni-GaAs</td>
<td>220°C</td>
<td>0.833</td>
<td>1.21</td>
<td>5X10$^{-6}$</td>
</tr>
<tr>
<td>Rh-GaAs</td>
<td>300°C</td>
<td>0.781</td>
<td>1.29</td>
<td>1.5X10$^{-5}$</td>
</tr>
<tr>
<td>Pd-GaAs</td>
<td>250°C</td>
<td>0.820</td>
<td>1.20</td>
<td>1.5X10$^{-6}$</td>
</tr>
<tr>
<td>W-GaAs</td>
<td>300°C</td>
<td>0.679</td>
<td>1.05</td>
<td>8X10$^{-5}$</td>
</tr>
<tr>
<td>Pt-GaAs</td>
<td>350°C</td>
<td>0.870</td>
<td>1.30</td>
<td>8X10$^{-7}$</td>
</tr>
</tbody>
</table>
Figure 1.

Schottky Barrier Height $\phi_{\text{bn}}$ (eV)

Metal Work Function $\varphi_m$ (eV)

- $\phi_{\text{max}}$
- $\phi_{\text{min}}$

W, Rh, Co, Pd, Ni, Pt
This report was done with support from the Department of Energy. Any conclusions or opinions expressed in this report represent solely those of the author(s) and not necessarily those of The Regents of the University of California, the Lawrence Berkeley Laboratory or the Department of Energy.

Reference to a company or product name does not imply approval or recommendation of the product by the University of California or the U.S. Department of Energy to the exclusion of others that may be suitable.