Title
Thin Film Encapsulation Methods for Large Area MEMS Packaging

Permalink
https://escholarship.org/uc/item/7jz7j897

Author
Mahajerin, Armon

Publication Date
2012

Peer reviewed|Thesis/dissertation
Thin Film Encapsulation Methods for Large Area MEMS Packaging

By

Armon Mahajerin

A dissertation submitted in partial satisfaction of the requirements in the degree of

Doctor of Philosophy

in

Engineering – Mechanical Engineering

and the Designated Emphasis

in

Nanoscale Science & Engineering

in the

Graduate Division

of the

University of California, Berkeley

Committee in charge:

Professor Liwei Lin, Chair
Professor Dorian Liepmann
Professor Tsu-Jae King Liu

Spring 2012
Thin Film Encapsulation Methods for Large Area MEMS Packaging

Copyright 2012

by

Armon Mahajerin
Abstract

Thin Film Encapsulation Methods for Large Area MEMS Packaging

by

Armon Mahajerin

Doctor of Philosophy in Engineering – Mechanical Engineering and the Designated Emphasis in Nanoscale Science and Engineering

University of California, Berkeley

Professor Liwei Lin, Chair

The past thirty years have seen rapid growth in products and technologies based on microelectromechanical systems (MEMS). However, one of the limiting factors in commercializing MEMS devices is packaging, which can be the most costly step in the manufacturing process. A MEMS package must protect the movable parts of the device while allowing it to interact with its surroundings. In addition, the miniaturization of sensors and actuators has made it possible to integrate MEMS fabrication with that of integrated circuit (IC) processing. Due to the varying requirements for different applications, a universal standard for packaging MEMS has been elusive. However, a growing trend has been the shift away from bonding a separate sealing substrate to the device substrate and toward thin film encapsulation. The latter method has the potential to reduce costs and materials usage while increasing device throughput and yield.

Two thin film encapsulation methods for creating large area packaged cavities on top of silicon substrates have been developed based on porous membrane structures. The first approach uses thin polysilicon as a permeable membrane. The polysilicon is deposited on top of a doped oxide using low pressure chemical vapor deposition (LPCVD) to a thickness less than 300 nm. High temperature annealing drives the dopant atoms from the oxide into the polysilicon film, creating gaps within the film through which hydrofluoric acid (HF) vapor penetrates and etches the buried oxide. In addition, a process of rapidly depositing oxides greater than 10 μm thick without cracking due to residual stress has also been demonstrated. This is accomplished by using plasma enhanced chemical vapor deposition (PECVD) steps of 2.5 μm thickness with interceding rapid thermal annealing (RTA). The permeable polysilicon membrane technology provides the foundation for wafer-level encapsulation of MEMS devices inside the cavities by depositing a thick structural layer either under vacuum or at arbitrary pressure environments.

The thin permeable polysilicon technique then evolves into a broader encapsulation method in which a semi-permeable film is constructed from carbon nanotubes (CNTs) and polysilicon. The dense forest of CNTs may be grown to a height from 10 μm to hundreds of μm
as the structural foundation for the encapsulation layer. Conformally coating the CNTs with polysilicon by LPCVD generates natural pores within the thick membrane. HF vapor penetrates the semi-permeable film to selectively etch the bottom oxide layer, after which another polysilicon deposition seals the film, rendering it impermeable. The etching behavior has been characterized as a function of the CNT height and exposure time to HF vapor. The CNT/polysilicon thickness for a given vacuum-sealed cavity area has also been designed using finite element analysis (FEA). Furthermore, large sealing areas of more than 1x1 mm² have been successfully demonstrated. As such, this wafer-level encapsulation technology could find potential packaging applications of MEMS devices, including large area gyroscope structures.
“I’ll be honest.
We’re throwing science at the walls here to see what sticks.
No idea what it’ll do.”

- Cave Johnson

For Tatar
# Contents

List of Figures .................................................................................................................. v
List of Tables .................................................................................................................... x

1. **Introduction** ............................................................................................................. 1
   1.1 Microelectromechanical Systems ................................................................. 1
   1.2 MEMS Fabrication ......................................................................................... 2
   1.3 Packaging ....................................................................................................... 5
   1.4 Dissertation Overview ................................................................................... 6

2. **MEMS Packaging Overview** .............................................................................. 8
   2.1 Background .................................................................................................. 8
      2.1.1 Packaging Considerations .................................................................. 8
      2.1.2 Challenges of Packaging MEMS ...................................................... 9
   2.2 Wafer Level Packaging ................................................................................ 14
      2.2.1 Overview of Wafer Level Processes ................................................. 14
      2.2.2 Interfacial Bonding ......................................................................... 14
      2.2.3 Thin Films ......................................................................................... 20
      2.2.4 Electrical Feedthrough .................................................................. 26
   2.3 Summary ....................................................................................................... 27

3. **Thin Film Encapsulation Using Permeable Polysilicon** .................................... 29
   3.1 Project Background ..................................................................................... 29
      3.1.1 Motivation ......................................................................................... 29
      3.1.2 Device Overview .............................................................................. 29
      3.1.3 Initial Fabrication Process ............................................................... 32
   3.2 Modeling and Design ................................................................................... 34
      3.2.1 Theory of Membrane Behavior ....................................................... 34
      3.2.2 Polysilicon Membrane ................................................................... 35
3.2.3 Thick TEOS as Membrane ......................................................... 41
3.2.4 Mask Design ........................................................................... 43
3.3 Assessing Permeability of Polysilicon ........................................ 45
  3.3.1 Preliminary Studies ................................................................. 45
  3.3.2 Modified Fabrication Process Using TEOS Cap ...................... 49
3.4 Characterizing Etching Behavior ................................................ 50
  3.4.1 HF Vapor Penetration ............................................................ 50
  3.4.2 Using a Silicon Nitride Hard Mask ......................................... 52
3.5 Deposition of Thick TEOS Films ................................................ 55
  3.5.1 Issue with TEOS Cracking ..................................................... 55
  3.5.2 Rapid Thermal Annealing ....................................................... 56
  3.5.3 Results of TEOS + RTA ......................................................... 58
3.6 Summary ................................................................................... 60

4. Large Area Encapsulation Using Carbon Nanotube/Polysilicon Composites .............. 61
4.1 Overview .................................................................................. 61
  4.1.1 Motivation ............................................................................. 61
  4.1.2 Carbon Nanotube Background ............................................. 61
  4.1.3 Carbon Nanotube Growth ................................................... 63
  4.1.4 Proposed CNT/Polysilicon Composite .................................. 65
4.2 Preliminary Results ................................................................... 66
  4.2.1 Fabrication Process ............................................................... 66
  4.2.2 CNT Growth and Polysilicon Deposition ............................... 68
  4.2.3 Permeability of Composite Film .......................................... 71
4.3 Modeling Deflection of the Composite Film .................................. 75
  4.3.1 Reasoning for Measuring Deflection ..................................... 75
  4.3.2 Theory for Plate Deflection .................................................. 77
  4.3.3 Membrane Deflection Calculations and FEA ....................... 79
  4.3.4 Design Methodology ............................................................ 83
4.4 Process Characterization .......................................................... 84
  4.4.1 Over-Etch Behavior .............................................................. 84
4.4.2 Encapsulation and Deflection Under Vacuum ........................................... 87
4.5 Summary ........................................................................................................ 89

5. Conclusions and Future Work ........................................................................ 91
  5.1 Conclusions .................................................................................................. 91
  5.2 Future Work .................................................................................................. 93
    5.2.1 Redesign of Composite Membrane ......................................................... 93
    5.2.2 Characterizing Sealing Conditions ............................................................ 94
    5.2.3 Process Flow for Integrated MEMS Device ............................................. 95

References ........................................................................................................... 98
List of Figures

Figure 1.1. Bulk micromachining using anisotropic etching ......................................................... 3
Figure 1.2. Surface micromachining with use of a sacrificial layer .............................................. 4
Figure 1.3. Sample MEMS package with multiple interfaces. [17] ............................................... 5
Figure 1.4. Schematic diagrams for thin film encapsulation using: (a) permeable polysilicon, and (b) composites of carbon nanotubes and polysilicon ......................................................... 6
Figure 2.1. Comparison of die level and wafer level packaging .......................................................... 9
Figure 2.2. Schematics of (a) an IC package and (b) a MEMS pressure sensor package. [21] ....... 10
Figure 2.3. Stiction of MEMS structures to silicon substrate after release ........................................ 11
Figure 2.4. Effect of mismatch of coefficient of thermal expansion (CTE) on film stress .......... 12
Figure 2.5. Cross section of an interfacial capsule or shell bonded to a substrate. [17] .................. 15
Figure 2.6. Anodic bonding schematic showing (a) procedure with top tool functioning as a cathode and the chuck as an anode, and (b) ion drift in the Pyrex glass as a result of the electric field, forming a depletion zone at the interface to which O\textsuperscript{-} ions drift .................................................. 16
Figure 2.7. Schematic diagram of Au-Si eutectic bonding for packaging a silicon cap wafer to a MEMS device wafer, (a) before bonding and (b) after bonding. [62] ........................................ 17
Figure 2.8. Schematic of localized bonding using on-chip resistors. [17] ............................................. 18
Figure 2.9. SEM photograph of an encapsulated microresonator under a glass cap. [84] .......... 19
Figure 2.10. Schematic diagram of thermo-compressive Au-Au diffusion bonding. [85] ........ 20
Figure 2.11. Comparison of MEMS device packages sealed by using (a) a thin film membrane or (b) a bonded capsule. [17] .................................................................................................................. 21
Figure 2.12. Fabrication flow schematic for a thin film shell with etch channels: (a) device and etch channel formation; (b) second sacrificial layer deposition and encapsulation layer patterning; (c) simultaneous removal of both sacrificial layers; (d) sealing of encapsulation shell. [102] ................................................................ 22
Figure 2.13. Image of thin film encapsulated accelerometers: (a) released structure; (b) detailed cross-sectional view. [107] .................................................................................................................. 23
Figure 2.14. Monolithically encapsulated Pirani gauge using porous alumina: (a) SEM photograph of the device under a broken shell; (b) cross-sectional view of the cavity. [116] ....... 24
Figure 2.15. Fabrication process for creating electroplated nickel vacuum packages. [117] ...... 25
Figure 2.16. Schematic of fabrication process for epitaxial polysilicon encapsulation. [122] .... 25
Figure 2.17. Lateral feedthrough process flow for anodic bonding: (a) pattern oxide; (b) deposit metal; (c) lift-off; (d) SOG coating; (e) Si sputtering; (f) Pyrex cap anodic bonding. .......................... 26

Figure 2.18. Vertical electrical feedthrough with filled via holes in a Pyrex wafer. [128] .......... 27

Figure 3.1. Four accelerometer designs, each with different package dimensions and positions of the bonding pads. .................................................................................................................. 30

Figure 3.2. Overview of device structural components. ............................................................. 31

Figure 3.3. Generic fabrication process for SOI wafers. ........................................................... 32

Figure 3.4. Preliminary fabrication process for thin film encapsulation using thin polysilicon. (a) Begin with patterned SOI wafer; (b) deposit thick TEOS sacrificial layer via PECVD; (c) LPCVD thin polysilicon; (d) pattern photoresist to create etch windows and expose wafer to HF for removing underlying oxide; (e) seal cavity and strengthen membrane against deflection with additional polysilicon or silicon carbide. ................................................................. 33

Figure 3.5. Rectangular plate fixed along all edges under uniformly distributed load................. 34

Figure 3.6. Schematic of pressure load causing thin membranes to deform. ............................... 36

Figure 3.7. FEA mesh area and pillar supports for generic thin polysilicon film.................... 37

Figure 3.8. Two-dimensional plot of maximum deflection for a 20 μm thick polysilicon membrane under vacuum load. ........................................................................................................... 38

Figure 3.9. Large area bonding pads on MEMS devices used as support pillars at each corner for thin membranes; smaller pads also may be treated as pillars to support polysilicon film......... 39

Figure 3.10. 2D models in ANSYS for each membrane configuration based on support pad positions, showing maximum deflection under vacuum load at the center of each film........... 40

Figure 3.11. Positioning of large bonding pads and smaller pads connected to comb drives. ..... 41

Figure 3.12. Maximum film deflection vs. TEOS thickness for four different configurations. ... 42

Figure 3.13. 2D deflection profiles of 15 μm thick TEOS membranes in four device designs... 43

Figure 3.14. Lateral undercut required for release of movable fingers (not to scale). .............. 44

Figure 3.15. Lateral undercut of bonding pad pillars (not to scale). ........................................ 44

Figure 3.16. Comparison of “conservative” and “original” etch mask layouts. ....................... 45

Figure 3.17. Using oxygen plasma to generate gaps at polysilicon grain boundaries.............. 46

Figure 3.18. Results of annealing and oxygen plasma treatment of polysilicon films. .......... 47

Figure 3.19. Successful penetration of doped polysilicon and oxide etching. ......................... 48

Figure 3.20. Revised fabrication steps for thin film encapsulation with doped permeable polysilicon. (a) Begin with patterned SOI wafers; (b) deposit thick TEOS sacrificial layer via PECVD; (c) deposit PSG via LPCVD followed by high temperature densification; (d) LPCVD
and patterning of silicon nitride for hard mask; (e) LPCVD of polysilicon followed by dopant drive in annealing step; (f) HF vapor etching; (g) additional TEOS reinforcement

Figure 3.21. Simplified fabrication process testing HF vapor penetration. (a) LPCVD deposition of PSG followed by densification; (b) LPCVD of polysilicon followed by dopant anneal; (c) spinning and patterning of SU8 photoresist for etch mask; (d) oxide removal by HF vapor penetration of permeable polysilicon.

Figure 3.22. SEM photographs of: (a) top view of patterned SU8 photoresist mask; and (b) cross-sectional view of etch holes in suspended SU8 layer.

Figure 3.23. SEM photographs showing: (a) suspended SU8 layer above etched cavity; and (b) PSG removed in select areas on substrate; and (c) thin polysilicon on top of PSG layer.

Figure 3.24. Modified fabrication process testing nitride as a hard mask. (a) LPCVD deposition of PSG followed by densification; (b) LPCVD of silicon nitride; (c) LPCVD of polysilicon followed by annealing of dopant; (d) oxide removal by HF vapor penetration of permeable polysilicon.

Figure 3.25. Cross-sectional profiles of fabricated chips after HF vapor exposure times of: (a) 5 minutes; (b) 10 minutes; and (c) 15 minutes, showing the natural progression of HF penetration and removal of buried oxide underneath the nitride mask.

Figure 3.26. Polysilicon etch windows on top of nitride hard mask: (a) after 5 min HF vapor; (b) roughness of polysilicon window can be seen; (c) close-up of poly roughness from doping; (d) after 10 min HF vapor; (e) close-up photo of polysilicon windows.

Figure 3.27. TEOS cracking on fabricated chips at (a) 2x and (b) 5x magnification.

Figure 3.28. Thick TEOS deposition with rapid thermal annealing: (a) deposit 1st TEOS layer via PECVD; (b) clean wafer and perform RTA; (c) measure stress in deposited film with laser interferometer; (d) repeat until desired TEOS thickness is reached.

Figure 3.29. Stress in deposited TEOS films vs. overall thickness.

Figure 3.30. Film stress of 10 μm TEOS after multiple rapid thermal anneals.

Figure 4.1. Three different SWNT structures: (a) armchair; (b) zigzag; (c) chiral.

Figure 4.2. Experimental setup for CNT growth on sample chips.

Figure 4.3. Carbon nanofiber growth resulting from thick Fe catalyst.

Figure 4.4. Conceptual illustration of a semipermeable encapsulation membrane using a CNT/polysilicon composite.

Figure 4.5. Fabrication process for CNT/polysilicon composite: (a) LPCVD of low-temperature oxide or PECVD of TEOS oxide; (b) evaporation of metal Al and Fe films; (c) CNT growth via CVD; (d) first polysilicon LPCVD to conformally coat CNTs; (e) pattern top surface of polysilicon and plasma etch select area to open membrane pores (f) HF vapor penetration and oxide removal; (g) second polysilicon LPCVD to seal the film.
Figure 4.6. CNT growth results for forest heights of: (a) 10 μm, (b) 20 μm, (c) 30 μm, and (d) 40 μm; (e) close up of CNT forest; (f) top view of CNT forest

Figure 4.7. Polysilicon deposition onto CNT forests, showing thickness variation from top to bottom as well as the natural seal of the top 5 μm of the membrane

Figure 4.8. Profile of defined etch window after 4 min plasma etching of polysilicon: (a) cross-sectional view; (b) top view

Figure 4.9. Polysilicon removal after (a) 3.5 min and (b) 4.5 min plasma etching

Figure 4.10. HF vapor penetration after 12 minutes on membranes with windows opened by (a) 3.5 min and (b) 4.5 min plasma etches

Figure 4.11. Schematic of HF vapor etching of oxide beyond defined cavity width

Figure 4.12. Lateral HF vapor penetration through composite membrane which produces oxide over-etching

Figure 4.13. HF vapor undercut for 30 μm sample exposed to 4 min HF vapor: (a) total cavity width of 825 μm; (b) left side undercut of 153 μm; (c) right side undercut of 161 μm

Figure 4.14. Illustration of plate separation for (a) sealed cavity and (b) unsealed cavity

Figure 4.15. Theoretical capacitance for different cavity sizes as a function of plate separation or oxide thickness

Figure 4.16. Predicted deflection under vacuum loading of different square membrane lengths (different colors) with respect to CNT/polysilicon composite film thickness

Figure 4.17. Finite element ¼ model of a suspended polysilicon membrane: (a) 285 μm from edge to center and 20 μm thickness; (b) symmetrical planes surrounding film

Figure 4.18. Finite element analysis results of a 570 μm x 570 μm x 20 μm polysilicon membrane: (a) maximum deflection of 1.06 μm, and (b) maximum surface stress of 139 MPa

Figure 4.19. FEA result of deflection under self-weight for a circular membrane 1000 μm in diameter and 20 μm in thickness

Figure 4.20. Cross-sectional view of etching profile of 7.8 μm thick oxide layer after 8 min HF vapor for a 20 μm tall encapsulation membrane: (a) suspended membrane with minimal lateral undercut; (b) close-up of oxide profile after etching by HF vapor

Figure 4.21. Comparison of oxide over-etch for 20 μm and 30 μm thick encapsulation membranes as a function of HF vapor exposure time

Figure 4.22. Oxide over-etch for 25 μm thick membranes as a function of defined cavity diameter for circular etch windows

Figure 4.23. SEM photographs of sealed CNT/polysilicon composite membrane. (a) Step height at edge of patterned window; (b) membrane suspended over cavity; (c) top view showing sealing over patterned and unpatterned areas on membrane
Figure 4.24. Surface profile measurements of film deflection after encapsulation over 1000 μm wide cavities for (a) 25 μm tall membrane, and (b) 45 μm tall membrane. ................................. 89

Figure 5.1. Schematic of reduced over-etch by patterning ribs into composite membrane. ....... 93

Figure 5.2. Hypothetical gap filling between CNT forests by polysilicon. ................................. 94

Figure 5.3. Sample design for a small vacuum test chamber used in conjunction with a laser interferometer or laser displacement meter. .......................................................... 95

Figure 5.4. Backside membrane of silicon or silicon nitride used to characterize internal cavity pressure based on measured deflection. ................................................................. 95

Figure 5.5. General process for encapsulating a simple MEMS device and opening electrical contacts without breaking vacuum. ................................................................. 96
List of Tables

Table 2.1. Summary of packaging parameters, challenges, and solutions for MEMS .................. 13
Table 3.1. Summary of four device designs and relevant dimensions........................................ 30
Table 3.2. Maximum deflection for differing polysilicon films spanning large area of 2.65 mm x 1.89 mm. .................................................................................................................. 38
Table 3.3. Maximum deflection for each device with 15 μm thick polysilicon membrane ......... 40
Table 3.4. Results of using 0.1 μm polysilicon as permeable layer........................................... 46
Table 3.5. Rapid thermal anneal process for TEOS films. ......................................................... 57
Table 3.6. Summary of results for TEOS deposition with RTA................................................. 58
Table 4.1. CNT growth process. .................................................................................................. 64
Table 4.2. Summary of oxide over-etch compared to HF vapor exposure time for 30 μm thick membranes. ................................................................................................................ 74
Table 4.3. Comparison of maximum deflection and surface stress values obtained by hand or by FEA for a 570 μm x 570 μm x 20 μm polysilicon membrane. ......................................................... 81
Table 4.4. Upper bounds for square and circular cavity sizes as a function of CNT height for 7.5 μm maximum deflection ..................................................................................................... 84
Table 4.5. Summary of oxide over-etch compared to HF vapor exposure time for 20 μm thick membranes. ................................................................................................................ 85
Table 5.1. Comparison of thin film encapsulation approaches.................................................. 92
Acknowledgements

The past six years of my life have been engaging, challenging, eye-opening, and ultimately rewarding. I have many people to thank and hope I do not forget anyone.

First and foremost I owe much to my advisor, Professor Liwei Lin, who welcomed me to Berkeley and has supported me in many ways throughout my graduate school career. His encouragement to explore new ideas and not be afraid to take risks has helped me to grow as a student, researcher, and scholar. I thank him deeply for his patience, guidance, and wisdom.

I also thank Professor Dorian Liepmann and Professor Tsu-Jae King Liu for serving on my dissertation committee. Their time, feedback, and support have meant a great deal to me. Professor Liepmann also served as the chair of my qualifying exam committee.

Countless other professors at Berkeley have also stimulated my interests in various exciting fields and helped guide my learning and research. Most notable are Professor Albert Pisano, Professor Samuel Mao, Professor Costas Grigoropoulos, Professor Junqiao Wu, Professor Vivek Subramanian, and Professor Luke Lee. In addition, I would like to acknowledge Professor John Lloyd and Professor Craig Somerton of Michigan State University for inspiring me and assisting my path to attend graduate school.

A great deal of the graduate school experience is dependent upon one’s peers. Within the Lin Lab family, I give thanks to Brian Sosnowchik, Adrienne Higa, Ryan Sochol, Heather Chiamori, and Kedar Shah for the many hours of random pranks and goofiness amidst the long hours pondering research challenges on the whiteboard in 1113 Etcheverry. In addition, Yingqi Jiang and Qin Zhou have provided immeasurable assistance and discussion throughout the past few years. Their knowledge and kindness have been a blessing. Kevin Limkrailassiri contributed significantly to the work in Chapter 3 and deserves recognition. Hsieh Shen Hsieh also provided some assistance in the latter stages of my work. Everyone in the Lin Lab comes to depend on another person at one point or another, so to the rest of the past and present labmates I give heartfelt thanks for the memories and support. Outside of the Lin Lab, special thanks go to David Myers from the Pisano Lab for being another source of aid and guidance.

I would also like to give thanks to the Berkeley Sensor and Actuator Center (BSAC). I’m really grateful to have had the opportunity to work under this collaborative, interdisciplinary research group. My advisor and the other co-directors have given researchers a chance to share our ideas with fellow researchers as well as industry members. The efforts of John Huggins, Richard Lossing, Kim Ly, Alain Kesseru, and others make everything in BSAC possible, from the Tuesday lunches to the biannual research reviews. Moreover, thank you to the staff of the Marvell Nanofabrication Laboratory for making much of our research efforts possible.

My Berkeley experience would not have been complete without the friendship and support of my peers. From studying for classes in the early years to discussing movies and politics as a respite from research, my interactions with everyone have positively shaped me and my time here. In no particular order: Daniel Peters, Chris Zueger, Sara Beaini, Hector Mendoza, Kenneth Armijo, Kim Ly, Rich Winslow, John Edmiston, Lindsay Miller, Coleman Kronawitter,
Sonia Fereres, and Amanda Dodd. I’m probably forgetting many other people, as it’s been quite the long journey, but certainly it’s been a pleasure to spend time with everyone. The entity of Berkeley itself, including the university and the town, has exposed me to great people, cultures, ideas, and experiences.

Lastly, I thank my family for being so supportive and helping me through these past few years. Their love and encouragement have been my fuel to make it through the Ph.D. My brothers, Arash and Ali, have been there for me every step of the way. Arash has provided that listening ear in crucial moments with a dose of rationality when I needed it, and I owe him for being available at all times. Ali and my sister-in-law Sonya have sent me all kinds of goodies and homemade treats to remind me of home and keep my spirits up. The pictures and videos of my beautiful niece and nephew, Sophia and Ethan, always provided the perfect balance to work and put a smile on my face every day. Watching them grow up has been very enjoyable.

The older I grow the more I realize how special my parents are. My father has been there to help me as a loving, caring parent as well as a fellow mechanical engineer. His wisdom and insight into the Ph.D. process have been immeasurable, and the random jokes were always great as well. Words cannot express what my mother’s love and support mean to me. The strength and confidence she has given me have been nothing short of vital. My mother is a truly remarkable person, and I owe her more than the world has to offer.
Chapter 1

Introduction

1.1 Microelectromechanical Systems

Microelectromechanical systems (MEMS) devices have been researched extensively and developed for a wide variety of applications since the late twentieth century. Essentially, MEMS are small integrated devices or systems which combine electrical and mechanical components. They range in size from the sub-micrometer level to the millimeter level and are fabricated utilizing the technologies developed for the integrated circuit (IC) industry. MEMS may add mechanical elements such as beams, gears, diaphragms, and springs to existing devices. Some examples of MEMS applications include accelerometers, inertial sensors, microengines, miniature robots, micromirrors, inkjet-printer cartridges, micro actuators, optical scanners, fluidic pumps, transistors, and chemical, pressure, or flow sensors. The function of these systems is to sense, control, and activate mechanical processes on the micro scale which integrate and combine to perform macro scale tasks.

MEMS offer a wide variety of advantages related to the scaling down of devices or systems. For example, by scaling MEMS materials to densities that approach the defect density of the material, devices may be produced with a very low total number of defects. As a result some MEMS devices, such as cantilevers whose design is relatively simple, may have better reliability than their macroscopic versions [1]. At the same time assumptions of homogeneity for bulk materials may become unreliable when modeling devices on similar scales as that of individual grains or other microscopic fluctuations in material properties. Nevertheless, the flexibility of microfabrication permits the properties of thin film materials to be controlled with high precision [2], [3].

Other scaling advantages of MEMS are evident in fluidic systems, where flow through microchannels is almost entirely dominated by laminar flow conditions rather than turbulent and chaotic flows prevalent in most macroscopic systems. Furthermore, in chemical or biological systems, it’s quite advantageous to reduce the required sample size for a smaller device while keeping the detectable concentration fixed. It’s also noted that many systems interfacing with biology are multidisciplinary in nature, requiring fluidic, electronic, and/or mechanical components. In addition, rapid removal of heat from a microscale object may be realized since heat can typically conduct in all directions. At the same time it is possible to fabricate structures which only allow heat transfer along certain directions for good thermal isolation.
The overall importance of MEMS lies in their ability to interface the digital electronic world with the analog physical world [4]. Due to a wide variety of nonelectrical signals that exist in the physical world, different transduction mechanisms are required to transducer physical signals into electrical signals (via sensors). These signals are then processed by IC-enabled electronic systems and from electric signals into physical signals (via actuators) [5]. Transduction mechanisms may be linked in series, such as from thermal to mechanical to optical to electrical. In other cases the sensing and actuating mechanisms may be combined with electronics to form complete microsystems. Overall, the most successful MEMS products utilize advantageous scaling properties, batch fabrication, and circuit integration.

1.2 MEMS Fabrication

In the early 1980s the term micromachining became a popular designation of fabricating micromechanical parts, such as pressure-sensor diaphragms or accelerometer suspension beams, for Si microsensors [6]. These micromechanical parts were fabricated by selectively etching areas of the Si substrate to form desired geometries. This etching was accomplished using both isotropic and anisotropic techniques, where the former etches material at the same rate in different directions through a given material and the latter does not. These etching processes formed the basis for bulk micromachining (BMM) processing [7]. BMM has remained a useful technique for fabricating micromechanical structures, but the need for flexibility in device design and improvements in performance has driven the development of new concepts and methods of micromachining.

In 1965 researchers developed a technique of creating microstructures using a sacrificial layer technique [8]. In this method a layer of material is deposited between structural layers for mechanical separation and isolation. When this layer is removed during a release etch, the structural layers of the device are given freedom of movement relative to the substrate. The application of sacrificial layer techniques to micromachining inspired the growth of surface micromachining (SMM), in which the Si substrate serves as a mechanical support upon which various micromechanical elements are deposited, patterned, and etched in sequence. Both BMM and SMM techniques are illustrated below in Figure 1.1 and Figure 1.2, respectively.
Figure 1.1. Bulk micromachining using anisotropic etching.
It is noted that in both types of micromachining the process of photolithography is critical for patterning each layer. Photolithography uses a photosensitive polymer called a photoresist to coat the top surface of the substrate. It is then exposed to ultraviolet (UV) light in specific areas with use of a photomask which contains transparent and opaque regions matching the desired pattern to be created on the film. The regions of photoresist exposed to UV light are chemically altered, and the substrate is placed into a developer solution. Either the exposed regions are removed (positive resist) or the unexposed regions are removed (negative resist). The patterned photoresist may then be used as a mask for subsequent deposition or etch processes, and when the photoresist is removed the micromachined structures are left behind.

MEMS fabrication processes have expanded largely since the 1980s, during which the idea arose that the miniaturization challenge was not difficult [9]. In 1984 the first polysilicon surface micromachining process was developed and used to produce MEMS with integrated circuits [10]. Just a few years later researchers created the first electrostatically controlled micromotors using rotating bearing surfaces [11], [12]. Both of these technologies have served as a basis for many MEMS products. In addition, the development of microhinges in
1991 extended surface micromachining of polysilicon such that large structure could be assembled out of plane relative to the substrate [13]. This third dimensional aspect led to an incredible increase in the number of devices, technologies, and applications in the field of MEMS.

1.3 Packaging

Packaging is highly critical for the practical realization of MEMS devices, often being the most costly step in the manufacturing process [14]. Packaging is also important for yield and reliability [15]. Both the encapsulation of the moving, working parts of the device and the electrical interconnection must be integrated into the fabrication method for the MEMS devices. The MEMS device must essentially be sealed within a protective cap. In addition, there may be specific performance-related packaging requirements. MEMS devices such as pressure sensors or chemical/fluidic sensors need to be exposed to the environment to function. On the other hand, accelerometers, gyroscopes, and oscillators may need to be hermetically sealed, sometimes with an anti-stiction agent and/or buffer gas [16]. Overall, the delicate, specific, and varied nature of MEMS devices can complicate the integration of packaging steps and drive up manufacturing costs. Due to the widely varying conditions and specifications for MEMS packaging, no single universal packaging method exists. A sample of a fully fabricated MEMS package is seen in Figure 1.3.

![Sample MEMS package with multiple interfaces.](image-url)
1.4 Dissertation Overview

The motivation for this work lies in the pursuit of a broadly applicable MEMS packaging scheme for large area devices using a streamlined fabrication process. First the necessary background, criteria, and design considerations for MEMS packaging are discussed in Chapter 2. Two approaches to wafer level packaging, interfacial bonding (bulk micromachining) and thin film encapsulation (surface micromachining) are evaluated in the context of simplified fabrication and cost effectiveness. Chapters 3 and 4 test and present the potential of two different thin film encapsulation technologies, seen below in Figure 1.4.

Figure 1.4. Schematic diagrams for thin film encapsulation using: (a) permeable polysilicon, and (b) composites of carbon nanotubes and polysilicon.
In Chapter 3 a thin film encapsulation method using permeable polysilicon for MEMS devices is presented, as seen in Figure 1.4(a). The necessary process parameters to render the thin polysilicon film permeable are developed. Furthermore, the encapsulation membrane is modeled to determine the necessary thickness of the sealing layer to sustain the package against atmospheric pressure loading. This requires supplemental material deposited on top of the permeable membrane. Therefore, a process of incremental thick oxide deposition and thermal annealing is optimized to hasten both the seal of the membrane and necessary filling of sacrificial oxide beneath the thin film package.

This process evolves in Chapter 4 into using polysilicon as a filler material in a composite membrane formed by carbon nanotubes (CNTs), shown in Figure 1.4(b). The CNTs serve as a skeletal framework for the membrane, which contains a natural permeability due to its porosity. This structure is used to expand beyond thickness limitations of typical thin film approaches while offering the advantages in packaging via surface micromachining. The CNT/polysilicon composite membrane is modeled for deflection under load to assist with designing thickness for any given area. In addition, the permeability and etching behavior of the sacrificial underlayer are characterized.

Chapter 5 summarizes the work in this dissertation and suggests future directions to further assess the viability of the CNT/polysilicon composite membrane and implement it into practical applications.
Chapter 2

MEMS Packaging Overview

2.1 Background

2.1.1 Packaging Considerations

Broadly speaking the main functions of MEMS packaging are as follows:

1. Mechanical sustentation – the packaging material should sustain and protect the internal MEMS devices from the working environment. This may include protection against shock due to impact. Material selection plays a very important role, and in some cases glass or ceramic packages are attractive for their insulating and hermetic properties [18]. Moreover, the coefficient of thermal expansion (CTE) plays a significant factor in selecting packaging materials to minimize mechanical thermal stress at the interface between the MEMS die and the package substrate.

2. Protection from environment – embedded MEMS devices on a die should be electrically isolated or passivated from electrolytes and moisture. This is extremely important because moisture, which may come from humidity in the environment, can cause corrosion of the device and hamper performance. Metal interconnects also are susceptible to becoming disconnected due to environmental factors.

3. Electrical connection – MEMS devices require electrical connections to the outside world, and this is a significant consideration for designing the packaging process steps. One benefit is that the signal path within the MEMS device is typically short and electrical noise may be unlikely or less impactful.

4. Thermal budgets – One of the greatest limitations in packaging is the temperature of the process steps. In addition to the above mentioned CTE and its effect on inducing stress at the die/package interface, many IC devices have a thermal budget based on the allowed dopant diffusion. Repeated high temperature steps may destroy the diffusion profile for CMOS devices, especially, aluminum can begin to spike into devices at temperatures as low as 400°C [19].

The two general approaches to packaging MEMS are at the die level and the wafer level. In the die level approach chips are fully fabricated, diced, then sealed or packaged individually. On the other hand, wafer level packaging consolidates the sealing and testing
processes for all chips on the wafer prior to dicing. Figure 2.1 illustrates this below. Prior to comparing die and wafer level sealing directly, the key challenges of MEMS packaging will be discussed in the next section.

![Figure 2.1. Comparison of die level and wafer level packaging.](image)

### 2.1.2 Challenges of Packaging MEMS

As mentioned above, a variety of issues arise when designing a packaging scheme for MEMS devices. One of the key distinctions between packaging for ICs and MEMS is that ICs have more well-defined requirements: physical support for the chip, an electrical interface, and heat dissipation [20]. On the other hand, MEMS devices interact with a range of environments, such as underneath automobile hoods or in strong acids or organic solutions. This distinction is shown below in Figure 2.2. The overall challenge in MEMS packaging is ensuring that the chip, package, and environment all function together.
One of the key steps in device fabrication is the release of the MEMS structure. For example, a polysilicon feature may be fabricated on a silicon wafer while protected from sacrificial oxide. The oxide serves to support the device features and prevent them from being damaged in the fabrication process. Eventually the oxide must be etched away to release the MEMS structure, such as with an HF etch which exhibits selectivity for SiO$_2$ and Si [22–24]. A serious concern is when to perform this step. It is more simple and economical to HF etch oxide as a batch process in wafer form, but this may lead to contamination risks and damage during subsequent dicing. On the other hand, releasing MEMS after dicing is much more costly and difficult in the handling of the individual dies.

In either case one of the major risks with device release is stiction, seen below in Figure 2.3. This occurs from the capillary action of the evaporating rinse solution in the small crevices between components like cantilevers and the substrate [25–27]. Stiction can render the MEMS device useless, so preventative measures are sometimes taken. This may include freeze or supercritical CO$_2$ drying, which removes the liquid surface tension from the device and substrate surfaces to minimize adhesive forces [28]. However, this may not prevent stiction throughout the lifetime of the device.

Figure 2.2. Schematics of (a) an IC package and (b) a MEMS pressure sensor package. [21]
One longer-term solution for stiction is to include the use of non-stick coatings on the device surfaces, typically organically based [29], [30]. Another strategy is to minimize the contact area between the device and substrate. This may be accomplished by either roughening the device surfaces or by introducing dimples onto regions of the device where stiction may be a problem [31].

Another fabrication related issue is residual stress within the micromachined structures, especially thin film polysilicon [32], [33]. Excessive tensile stress can lead to film cracking, while compressive stress can cause films to buckle. High temperature annealing at around 1000°C will alleviate the stress in polysilicon, and if the polysilicon is deposited amorphously then annealed it will form a polycrystalline structure [34]. Another source of stress may come from the die attach material between the MEMS die and packaging substrate [35]. This depends on the aforementioned CTE mismatch between the package and the chip. Figure 2.4 below illustrates how differing CTE values for two materials may cause tensile or compressive stress in each respective film.
When selecting the materials for packaging it is critical to consider the CTE mismatch. Residual stress in the package may cause misalignment, device deformation, changes in the resonant frequency of RF MEMS, and even device breakage. One type of packaging, using hard solders like AuSn or AuSi, can cause excessive stress in the film [36], [37]. Later discussion will address soldering issues in more detail. Furthermore, over time creep may settle in and change the stress state of the chip, which is just as problematic as having high stress [38], [39].

If adhesives such as epoxies or cyanate esters are used, the die attach compounds may outgas as they cure [35]. The organic vapors and water deposit on the MEMS devices, in crevices, and on bond pads. This can lead to stiction and/or cause corrosion. Recommended solutions include the use of very low outgassing die attach materials and the removal of outgassing vapors during the curing stage. One method is to use “particle getters”, which chemically attract active gases or particles in a vacuum environment with the role of
maintaining and even improving vacuum [40], [41]. This may prolong the operational lifetime of sealed MEMS packages.

As mentioned above another consideration is dicing the wafer into individual chips. This process usually involves a diamond saw and requires coolant to flow over the surface of the wafer. The coolant may combine with silicon and diamond particles to contaminate the devices [42], [43]. One way around this is to cleave the wafers with a laser, but this process may result in thermal damage to the chips [44].

One difference between the assembly of MEMS and IC dies is that MEMS dice typically require special handling. This is due to the delicate surface features of the MEMS structures, and unlike IC dies they may not be moved using vacuum pick-up heads. Instead, MEMS dice must be picked up and handled by the edges by fixtures such as fingers or clamps. This is more difficult than handling dies by an entire surface due to the reduced area and increased dexterity requirements of pick and place equipment [45].

Wafer level encapsulation, on the other hand, eliminates the need for special die handling fixtures. Since a capping wafer is bonded to the top of a device wafer and when diced, each MEMS chip has a protective lid attached to it already. In addition, these wafers may be bonded in a vacuum to produce a permanent vacuum or low pressure environment inside each device chip. Various types of wafer level packaging are discussed in the following section. Finally, Table 2.1 below summarizes MEMS packaging issues and recommended solutions in this section.

Table 2.1. Summary of packaging parameters, challenges, and solutions for MEMS.

<table>
<thead>
<tr>
<th>Packaging Parameters</th>
<th>Challenge</th>
<th>Solutions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Release and stiction</td>
<td>Stiction of devices</td>
<td>Freeze drying, CO₂ drying, roughening of contact surfaces, non-stick coatings</td>
</tr>
<tr>
<td>Stress</td>
<td>Performance degradation, resonant frequency shifts, failure</td>
<td>Low modulus die attach, annealing, minimize CTE mismatch</td>
</tr>
<tr>
<td>Outgassing</td>
<td>Stiction, corrosion</td>
<td>Low outgassing epoxies, low modulus solders, removal of outgassing vapors</td>
</tr>
<tr>
<td>Dicing</td>
<td>Contamination risks</td>
<td>Release devices after dicing, flush chip surface to remove contaminants, wafer cleaving with lasers</td>
</tr>
<tr>
<td>Die handling</td>
<td>Device failure, top die face sensitive to contact/exposure</td>
<td>Edge-holding fixtures, wafer level encapsulation</td>
</tr>
</tbody>
</table>
2.2 Wafer Level Packaging

2.2.1 Overview of Wafer Level Processes

In the context of the previously addressed issues for MEMS devices, wafer level encapsulation presents a variety of appealing characteristics for large volume MEMS fabrication. Most importantly, there are substantially potential lower costs and higher volume throughput in wafer level packaging relative to the component or die level approach [46]. In addition, wafer level packaging enables device testing during batch fabrication. This may save costs and time compared to packaging individual dies because in the latter approach the testing only occurs after all devices have been fully diced and sealed.

Sealing the MEMS within their cavities earlier in the fabrication process protects them mechanically. Moreover, this wafer level packaging limits contamination during fabrication steps such as dicing, since there is a seal ring surrounding each die that will enclose it from byproducts of that or any other process. Batch encapsulation may also eliminate the need for extra packaging equipment. For example, wafer level packaged pressure sensors could be calibrated via reference pressure chambers.

The ability to miniaturize low cost microsensor applications and integrate them with other systems is another driving force behind the industry shift towards wafer level packaging [47]. Yet, a definitive industry-wide standard remains elusive due to the wide variety of applications for MEMS devices, from implantable biological sensors to RF wireless communications. Before delving further it is necessary to examine different types of wafer level packaging, as follows in the next sections.

2.2.2 Interfacial Bonding

This method essentially involves using an external lid as a physical shell or capsule that may be placed over sensitive parts of the MEMS device, as seen below in Figure 2.5. There are three essential aspects of the entire package: the capsule, feedthroughs for signal transfer, and the bonding interface between the sealing layer and the device substrate. The capsule may be fabricated from a variety of materials, such as metals, glass/ceramics, silicon, or other semiconductor materials [48]. As discussed before, the capsule must be bonded to the device substrate prior to dicing in order to minimize handling costs and protect the MEMS components from subsequent process steps.
During the bonding process high temperatures should be avoided to prevent damage to both the MEMS components and the interconnection. Moreover, the surface of the MEMS substrate should be planar enough so that the bond interface between the two substrates may be atomically close. As a result bonding silicon to silicon is not a good option because temperatures may exceed 1000°C in the standard silicon-to-silicon fusion bonding process [49].

Whatever the chosen capsule material may be, such as glass or solder, the primary goal is a permanent seal which will provide a long-term, stable hermetic or vacuum environment for the MEMS device. Most of these packages tend to be resistant to permeation by various gases or other environmental conditions like moisture [48]. Finally, it is sometimes easier to fabricate the signal feedthrough on the capsule substrate instead of the device substrate, since the surface of the MEMS chip may either be delicate, nonplanar, or otherwise constricted.

One of the more widely used bonding methods in MEMS is that between a glass capsule (usually Pyrex 7740) and a silicon substrate in a process called anodic, or electrostatic, bonding [50–52]. Figure 2.6 illustrates the anodic bonding setup and mechanism of ion drift that causes chemical bonds to form at the interface.
In this process the two substrates come into intimate contact, are heated to roughly 400°C, and then experience a voltage from 800-1500V across the interface. This generates a large electrostatic attractive force to promote a chemical bond between the substrates. Specifically, Si and O$_2$ atoms form a Si-O bond that is stronger than both an Si-Si bond and glass [53]. After the bond forms the package cools to room temperature. One of the reasons Pyrex 7740 glass is a standard capsule material for anodic bonding to silicon is that the CTE mismatch is very low from room temperature to 400°C [54].

There are other advantages to using glass a capsule, the most apparent one being transparency. This allows such packages to be used for Micro-Opto-Electromechanical Systems (MOEMS) and biomedical applications in which a radio frequency signal must be transmitted to the embedded device [55–59]. Furthermore, Pyrex 7740 is biocompatible and resistant to corrosive environments such as salt water or humidity. Since glass wafer technology is well established, material costs can be kept low.

Other methods of interfacial bonding include silicon-gold eutectic bonding, glass frit bonding, fusion bonding, and evaporated glass bonding [60–64]. Wafer bonding with solder or eutectics is one of the more common approaches. A solder forms in the bond area between the package and device substrates. After the substrates are brought together, the temperature is raised to produce solder reflow which forms the bond. This heating may be localized with induction heating using magnetic coils, such that the MEMS device temperature may remain less than 125°C [65]. However, solder materials may contain impurities which cause them to outgas during the reflow process, creating problems for vacuum packaging [66], [67].

Eutectic soldering, on the other hand, employs the use of a metal such as gold to form a bond between the device and package substrates [68], [69]. The silicon-gold eutectic is attractive because it forms at a temperature of roughly 360°C. Outgassing is not a problem.
because the mixture forms from simply raising the temperature and the starting materials are pure, unlike solder. The low temperature is sufficient for most MEMS applications. Figure 2.7 below shows the mechanism and experimental setup for eutectic bonding using gold to a silicon capsule.

Figure 2.7. Schematic diagram of Au-Si eutectic bonding for packaging a silicon cap wafer to a MEMS device wafer, (a) before bonding and (b) after bonding. [62]

The eutectic may be used to bond two wafers or for hermetic and vacuum packaging. Usually the gold is deposited onto the sealing substrate, and the silicon is provided from the bulk of the device substrate or a thin film deposited on one or both of the wafers. Once the two materials are brought into contact and heated above the eutectic temperature, the liquid mixture forms by silicon diffusing into the gold. Once cooled a strong diffusional bond forms at the interface [70].

One of the issues with Si-Au eutectic bonding is the lack of uniformity and reproducibility. There are various reasons for this, including non-uniform eutectic flow, void formation, insufficient eutectic material between wafers that causes non-uniform bonding, oxidation of bond surfaces, and poor surface contact or adhesion [71]. The quality of the Au-Si bond may be improved by conducting the process in a vacuum or inert gas ambient to avoid oxidation at high temperature. In addition, the bonding surface should be clean and
smooth. During bonding a contact force should be applied to the wafers, and cooling should occur as quickly as possible. To ensure sufficient coverage of the Au-Si eutectic on the interface, the eutectic material should be several μm thick so that it covers nonplanar surfaces. Lastly, the wafers may be baked to minimize outgassing [72].

While Au-Si eutectic bonding has a process temperature less than 400°C when using a silicon cap, the temperature must be raised if another material such as glass frit is used [73], [74]. Temperatures of 700°C and above begin to exceed the allowable range for various MEMS devices as well as ICs. Furthermore, some MEMS devices incorporate polymers or biological coatings which cannot withstand temperatures much greater than 100°C [75].

As mentioned for soldering, localized heating is useful to avoid damaging the MEMS device with high bonding temperatures. Several techniques have been developed, such as microwave heating, laser heating, localized CVD deposition, resistive heating, ultrasonic bonding, and RF heating [76–83]. An example of localized heating using on-chip resistors is seen below in Figure 2.8.

![Figure 2.8. Schematic of localized bonding using on-chip resistors.](17)

The resistive heater may be used with common materials such as aluminum or polysilicon. In addition, it may be patterned onto either the sealing substrate or the device substrate. Silicon has a good thermal conductivity of 149 W/m-K, enabling heat from the resistive heater to be confined and localized to the bonding area. Sensitive regions of the device substrate may be maintained at room temperature or slightly above by using a heat sink. For example, the temperature can vary from over 700°C to 50°C over a length of 100μm or less [17]. However, the entire package may be baked at an elevated temperature to allow for outgassing of any residual materials on either the package surface or the device substrate.
Additional protective layers such as Ti/Pt may be implemented on the inside of the glass cap to prevent future outgassing and also function as a getter, which absorbs residual outgassing within the package [84]. Figure 2.9 shows an example of a microresonator which has been encapsulated using localized bonding between aluminum and the glass cap.

Figure 2.9. SEM photograph of an encapsulated microresonator under a glass cap. [84]

Overall, localized heating for bonding is very attractive for highly sensitive MEMS devices. A variety of materials may be used in the bonding region. They will conform to the topology of the substrate which may often be nonplanar due to the implementation of electrical feedthroughs which carry signals between the sealed device and the outside environment.

Lesser used interfacial techniques invoke metal-metal bonds. One such process uses Au-Au thermo-compression bonding to form microfluidic channels in a Pyrex substrate [85]. Thermo-compression is the application of heating and pressure to melt the interfacial metal and form the bond between the substrates. Aluminum plates provide both the pressure and necessary conduction of heat to the Pyrex substrates, as seen in Figure 2.10.
Similar bonding may be performed with Al-Al and Cu-Cu interfaces [86], [87]. This bonding scheme allows for hermetic sealing and electrical interconnection simultaneously. Atom beams may also be used in vacuum to generate reproducible Au-Au bonding at low temperatures as well [88]. In the case that hermetic sealing is not required, MEMS devices may be protected by bonding a lid wafer with adhesive polymer films [89–93].

2.2.3 Thin Films

Hitherto the discussion of various wafer level packaging methods has encompassed interfacial bonding or the introduction of separate sealing substrates to the package. However, thin films are becoming increasingly appealing for large volume processes. Main reasons for this are that they occupy small areas, can be formed using a variety of techniques into various shapes, and are compatible with wafer level processing [94–97]. The distinction between thin film encapsulation and interfacial bonding is shown below in Figure 2.11.
Thin film encapsulation is essentially sealing by deposition rather than bonding. It then becomes possible to use surface micromachining to develop a protective material over the MEMS structure. Sacrificial layers must be removed through etch channels or holes in the periphery of the shell before the entire assembly is sealed in order to enclose the MEMS device within a protective environment [98–100]. The same considerations of compatibility with IC processing apply as in interfacial bonding. However, some high temperature technologies may still be incompatible with lower temperature materials such as aluminum or polyimide, which is becoming more common in a commercially attractive area such as RF MEMS [101]. Nevertheless, therein lay many different types of deposition for the encapsulation layer, ranging from CVD for polysilicon to electroplating for metals. Figure 2.12 shows a general process flow for developing a thin film shell with etch accessible channels.
One of the primary advantages of thin film encapsulation versus wafer bonding is that there is no longer a need to align two wafers. Certainly the thin film must be patterned and aligned to the preexisting features on the substrate. However, aligning two separate substrates is a very challenging task. Furthermore, interfacial bonding requires a seal ring around each device, where the actual bond forms between the two substrates. Thin film encapsulation does not require the seal ring because there is no bonding, thereby increasing the number of usable chips per wafer. Lastly, the lower topography of thin film deposition allows for post-encapsulation processes for additional MEMS or IC steps.

Generally, thin film materials may either be organic or inorganic. Organic materials include epoxies, silicones, and various polymers such as Parylene-C or polyimide. These films are appealing because they may be deposited at low temperatures and are highly
In addition, the properties of organic materials may be tuned for different applications. However, most organics tend to be porous and are prone to moisture penetration. As mentioned earlier this is acceptable provided that the particular MEMS device does not require a hermetic seal. However, for those devices needing to perform in harsh environments organic thin films may not be a good choice. Nevertheless, these materials may still be used for applications that do not require long-term operation, for which environmental conditions may be controlled, or where performance specifications are not too rigid. In the absence of strict hermetic or vacuum requirements, polymers make excellent thin film choices.

On the other hand, a wide range of inorganic materials may be used for thin film packaging. Examples are silicon nitride, silicon carbide, polycrystalline diamond, metal thin films, or other environmentally resistant materials [104–106]. These materials are attractive because they exhibit varying degrees of resistance to corrosive environments. However, they typically require higher temperatures to attain reasonable deposition rates. In some instances the films are not as conformal as required, such as in the case where post-encapsulation processing is necessary. Figure 2.13 below shows an example MEMS accelerometer sealed with a thin film shell of silicon carbide.

![Figure 2.13. Image of thin film encapsulated accelerometers: (a) released structure; (b) detailed cross-sectional view. [107]](image)

Silicon nitride is a popular choice for hermetic encapsulations since it is highly resistant to moisture and other contaminants. $\text{Si}_3\text{N}_4$ is frequently employed for protecting circuits and sensors against salt water or biological solutions as well [108–110]. Even when used in very thin layers, silicon nitride is a good encapsulation choice due to its rigidity and high modulus of elasticity at room temperature of 275 GPa. In addition, silicon nitride films are usually deposited with LPCVD to improve film quality. When combined with silicon dioxide, these films have been shown to successfully encapsulate conductors and be stable in salt water, under both mechanical and electrical stress, for long term performance [111].
Thin metal films are also suitable for hermetic MEMS packaging [112], [113]. They provide a strong barrier against moisture and may be deposited onto a polymer or other organic film [114]. This provides electrical isolation between the metal film and the devices being encapsulated. However, caution must be taken in selecting the polymeric film, as the thickness and dielectric constant will affect the parasitic capacitance from the circuitry to the package. This may limit the frequency response of integrated electronics within the MEMS device. The polymer must also have good adhesion to metal and cure at a temperature that exceeds the thermal budget of following process steps to prevent the polymer from bubbling. One reliable choice is polyimide, which has a low dielectric constant and may be spun cast into thick films that cure above 350°C [115]. The metal itself, such as gold, may be deposited via sputtering, evaporation, or electroplating. Gold is popular for its biocompatibility and ease of electroplating.

One interesting work developed a thin film encapsulation process using aluminum oxide, or alumina, with low temperature steps (< 300°C), hermetic sealing, and an RF-compatible shell [116]. The porous alumina membrane allows for gas diffusion or liquid etchants through nanopores to remove underlying sacrificial oxide. However, this illustrates one major drawback of thin film encapsulation – the area of the enclosure. The very nature of thin films means that it is very difficult to span lengths of more than 200-300μm without collapsing the film under vacuum, despite all of the other favorable film properties and processing parameters. In this example silicon nitride is used to seal the cavity and strengthen the membrane. The porous alumina encapsulation shell can be seen below in Figure 2.14.

As mentioned above, electroplated metal films are also a viable option for vacuum packaging of MEMS devices [117]. After MEMS fabrication photoresist may be used as a sacrificial layer. This is removed after electroplating to release the cavity. In addition, the spinning and patterning of photoresist is a more cost and time friendly alternative to depositing a sacrificial oxide via LPCVD. The photoresist does require a seed layer deposited on top of it for electroplating the thin film, however. It is also important to note that before

![Image](image-url)
these steps feedthroughs and etch channels should be fabricated. Figure 2.15 below shows the process flow for creating a thin film package of electroplated metal such as nickel.

![Figure 2.15. Fabrication process for creating electroplated nickel vacuum packages.](image)

Lasty, polysilicon is a viable material for vacuum packaging of various resonators, gyroscopes and other MEMS devices often fabricated of polysilicon themselves [118–120]. Details of using polysilicon as a thin film encapsulation material are discussed in the following chapter. Polysilicon may also be used as a sacrificial layer for releasing MEMS structures by using passivation techniques, such as with silicon dioxide [121]. Furthermore, polysilicon film may be grown epitaxially via CVD from a thin seed layer to hasten processing time for developing thicker encapsulation layers [122], [123]. Figure 2.16 shows how this film is created.

![Figure 2.16. Schematic of fabrication process for epitaxial polysilicon encapsulation.](image)
The hermeticity of the thick polysilicon film varies depending on which type of gas tested. Specifically, the thick polysilicon film was permeable to hydrogen and helium but not nitrogen or argon. This can be advantageous for pressure management of the cavity depending on the application. For example, some inertial sensors may require some pressure to dampen signals. Overall, polysilicon is one of many useful thin film materials that may be used for vacuum sealing of MEMS devices.

2.2.4 Electrical Feedthrough

While discussed in context of the previous section’s fabrication methods, it is important to consider that electrical feedthrough is required for interconnection between the sealed MEMS device and the outside environment with which it interacts. Typically the feedthrough is incorporated with the wafer level encapsulation process. For interfacial bonding the feedthrough should be fabricated before sealing the device cavity, while for thin film sealing interconnects are developed simultaneously and/or possibly during post-encapsulation. Normally metal is used as the feedthrough material, but highly doped silicon may also apply [124]. Metal has low resistance and high conductivity, while silicon will have the same CTE as the underlying substrate.

The first type of interconnection is lateral feedthrough [125]. An example of this process is shown below in Figure 2.17, which uses spin on glass (SOG) as a top layer oxide.

Figure 2.17. Lateral feedthrough process flow for anodic bonding: (a) pattern oxide; (b) deposit metal; (c) lift-off; (d) SOG coating; (e) Si sputtering; (f) Pyrex cap anodic bonding.
The alternative method is vertical feedthrough, which is implemented via a hole in the wafer or micromachined features on the wafer [126]. One advantage here is that the electrical interconnection may be fabricated on a different wafer than that of the MEMS device if the encapsulation is interfacial rather than deposited. In that case process compatibility with the device is not a concern. However, in the case of anodic bonding the metal and cap should have similar CTE values to prevent cracking. One method of incorporating interconnects with the cap wafer is by laser drilling via holes then filling them with the metal [127]. An example of this is shown below in Figure 2.18.

![Vertical electrical feedthrough with filled via holes in a Pyrex wafer.](image)

Figure 2.18. Vertical electrical feedthrough with filled via holes in a Pyrex wafer. [128]

Vertical feedthroughs may also be fabricated on the device substrate using a variety of etching and patterning techniques such as deep reactive ion etching (DRIE).

### 2.3 Summary

Wafer level packaging of MEMS is important for the production of commercialized, practical devices in order to reduce fabrication costs while improving yield and reliability of devices during testing. MEMS packaging should provide mechanical support, protection from the environment, electrical connection, and compatible process parameters. There are a variety of issues to consider for MEMS packaging processes. Some of these issues are: release and stiction, residual stress or that due to mismatches between thermal expansion coefficients of different materials, outgassing, dicing contamination, and die handling.

Two approaches for packaging MEMS are die level and wafer level. The former involves packaging after chips have been diced and separated, while the latter performs this before dicing. Industry processes have moved toward wafer level encapsulation over the years.
due to substantially lower costs and higher volume throughput. Miniaturization of sensors and actuators has also piqued the integration of MEMS with IC processing to further save fabrication costs and time. However, within the realm of wafer level packaging, each specific MEMS application has its own requirements and poses certain challenges. At this point it is impractical to define a set of general standards given the wide range of performance standards and environmental conditions for various MEMS devices.

Wafer level encapsulation may be accomplished either by bonding separate substrates together or depositing thin films on to the device substrate. Each has advantages, but in terms of cost and material use, thin film encapsulation is more desirable due to the fact that thin films occupy smaller areas and are formed with a variety of methods compatible with MEMS processing. Thin film encapsulation also eliminates the need to align two wafers. Lastly, the lower topography allows post-encapsulation processing, such as the creation of vertical feedthrough, to be performed.
Chapter 3

Thin Film Encapsulation Using Permeable Polysilicon

3.1 Project Background

3.1.1 Motivation

The work in this chapter focuses on developing a process for thin film sealing and packaging process for MEMS devices based on silicon on insulator (SOI) wafers. SOI wafers have been commonly used as a starting point for industry processes because MEMS structures may be constructed on the thinner silicon device layer instead of the bulk silicon [129], [130]. This particular effort focused on wafer-level, thin-film encapsulation technologies of larger area devices spanning nearly up to 2 mm wide in some cases. Thus, creating an encapsulation membrane presents numerous challenges. Firstly, the sacrificial layer below the device layer must be etched away, either by patterning holes into the encapsulation membrane or by using a permeable film. Secondly, the membrane design must be strong enough to withstand collapsing onto the MEMS structures during and after the fabrication process. Thirdly, processing time should be reasonably fast.

3.1.2 Device Overview

The MEMS devices to be released and sealed were accelerometers. Four preexisting designs were used to assess the feasibility of a thin film encapsulation membrane for large areas. Representations of the device areas and the surrounding bonding pads are shown below in Figure 3.1. Because of the confidential nature of the MEMS devices, the detailed design is not revealed. A summary of the dimensions of each area to be released and encapsulated is found in Table 3.1. Each device is embedded within a chip 2.9 mm x 2.9 mm, but the remaining area around each device remains unpatterned to isolate the chips from one another. More discussion regarding fabrication follows after modeling theoretical deflection of the thin film membranes. Polysilicon was used for the encapsulation membrane because very thin layers (e.g. less than 300 nm) have previously exhibited a natural permeability [131]. However, due to the large areas involved, it is important to carry out theoretical studies of deflection under vacuum load for the membrane. Using an additional material to bolster the thin encapsulation film is considered in the design process.
Figure 3.1. Four accelerometer designs, each with different package dimensions and positions of the bonding pads.

Table 3.1. Summary of four device designs and relevant dimensions.

<table>
<thead>
<tr>
<th>Device Label</th>
<th>Length</th>
<th>Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.54 mm</td>
<td>1.50 mm</td>
</tr>
<tr>
<td>B</td>
<td>1.94 mm</td>
<td>1.50 mm</td>
</tr>
<tr>
<td>C</td>
<td>2.34 mm</td>
<td>1.14 mm</td>
</tr>
<tr>
<td>D</td>
<td>1.87 mm</td>
<td>1.14 mm</td>
</tr>
</tbody>
</table>
Figure 3.2 also shows the distinction of the recognizable larger areas on each device. There are four large bonding pads (for electrical contact), four small stopper pads (to contain movement of structures), six smaller moving pads (for constraining movement of the comb drives), and four narrow rectangular anchors to which the long movable fingers are attached.

Finally, a schematic of the fabrication of these devices on SOI wafers is shown below in Figure 3.3. The thickness of the device layer on SOI wafers used for this process is 7 μm.
The final step shown here, after the MEMS device is fabricated, becomes the initial step for the studies in this chapter.

![Generic fabrication process for SOI wafers.](image)

### 3.1.3 Initial Fabrication Process

The fabrication process after releasing the patterned MEMS wafers is shown below in Figure 3.4. Starting with device-patterned SOI wafers on top of the buried oxide (BOX), an additional oxide is deposited to generate clearance above the device layer and the to-be-deposited encapsulation thin film. Plasma enhanced chemical vapor deposition (PECVD) of TEOS, which has a high deposition rate, is used in this step. TEOS deposits roughly at a rate of 0.6 μm/min at 400°C. O₂ is required during this process in order to oxidize carbon/hydrogen attached to the liquid TEOS. Overall TEOS by PECVD is quite attractive for reducing process time compared to low temperature oxide (LTO) deposition by LPCVD. Moreover, TEOS is a conformal, self-planarizing material that will smoothen rough surfaces or, in this case, a patterned surface with excellent step coverage. While TEOS film quality is
not as strong as that of thermally grown or even low-temperature deposited oxide, it does not affect the device performance here because the only purpose of the thick oxide is to function as a sacrificial layer.

After the thick TEOS is deposited, a thin film of polysilicon is placed onto the wafer via LPCVD at a temperature of 605°C. The thickness of the polysilicon should be around 100 nm to make the film permeable [132]. Positive photoresist is then patterned onto the substrate with standard photomask lithography to define the windows which control the etch rate. Thereafter samples are exposed to hydrofluoric acid (HF) either in vapor or liquid form, both of which were assessed during early testing and will be discussed in the next section. For HF vapor the wafer is placed onto an electrostatic chuck which is held at a temperature 10°C higher than the vapor temperature. This ensures that the HF will not condense on the substrate. The etch rate is typically 1 μm/min for 49% HF vapor. In the case of using liquid HF, different concentrations may be used: 49% HF (remainder water) or iterations of diluted HF. The later solution is commonly referred to as buffered HF (BHF) and typically exists in ratios of 5:1, 10:1, 25:1 parts ammonium fluoride to HF. The greater the ratio, the slower the etch rate will be for better process control [133].

Figure 3.4. Preliminary fabrication process for thin film encapsulation using thin polysilicon. (a) Begin with patterned SOI wafer; (b) deposit thick TEOS sacrificial layer via PECVD; (c) LPCVD thin polysilicon; (d) pattern photoresist to create etch windows and expose wafer to HF for removing underlying oxide; (e) seal cavity and strengthen membrane against deflection with additional polysilicon or silicon carbide.
Once the sacrificial oxide is removed, another material must be deposited on top of the thin polysilicon membrane to prevent it from collapsing and, if necessary, to seal the device at low pressure (vacuum) in the cavity. This may be done using materials such as polysilicon or silicon carbide. The thickness of the membrane depends on the cavity area, but generally will be at least a few μm to provide structural strength as the encapsulation layer. After this step the MEMS devices are sealed and protected within the cavity. The following section discusses the realization of this fabrication process and the natural evolution of it based on those results.

3.2 Modeling and Design

3.2.1 Theory of Membrane Behavior

The suspended polysilicon membrane may be modeled as a flat plate clamped around its edges, where there is a continuous stack of material from the polysilicon to the unpatterned device silicon, unetched oxide, and substrate silicon. Figure 3.5 shows a schematic of the clamped flat plate under a uniform pressure load, \( p \).

![Figure 3.5. Rectangular plate fixed along all edges under uniformly distributed load](image)
The following assumptions were employed to facilitate finite element analysis (FEA) of the thin membrane:

- The plate material is linear elastic
- The plate material is homogenous and isotropic
- Since the plate thickness is small compared to lateral dimensions, normal stress in the transverse direction to deflection may be neglected
- Loads are applied in a direction perpendicular to the center plane of the plate

Furthermore, the Young’s Modulus of Elasticity for thin polysilicon used is \( E = 120 \, \text{GPa} \), while Poisson’s ratio is \( \nu = 0.22 \) [134–136]. The solution to the maximum deflection of the flat plate problem is well known, where:

\[
\begin{align*}
    w_{\text{max}} &= \alpha \frac{pb^4}{Et^3} \\
    \sigma_{x,\text{max}} &= \beta_1 \frac{pb^2}{t^2}
\end{align*}
\]

\( w_{\text{max}} \) and \( \sigma_{x,\text{max}} \) refer to the maximum deflections and stresses in the film, respectively, and \( t \) refers to the thickness of the plate. The maximum deflection occurs in the middle of the plate while the maximum stress occurs at the center of the long edge. The values of \( \alpha \) and \( \beta_1 \) depend on the ratio of \( a \) to \( b \) and may be read from Roark’s Formulas for Stress and Strain [137]. These equations are helpful for understanding how the film behaves when different parameters change. Poisson’s ratio is not included in the above equations because \( \alpha \) and \( \beta_1 \) account for \( \nu \), while FEA will ask the user to input \( \nu \).

### 3.2.2 Polysilicon Membrane

The pressure load of 101.325 kPa, corresponding to atmospheric pressure, is the evenly distributed load across the top surface of the thin polysilicon membrane. The key issue is determining what the deflection will be for a given membrane thickness, as this determines how much additional sacrificial oxide must be deposited before HF vapor etching to allow for clearance between a deflecting membrane and the MEMS device underneath as illustrated in Figure 3.6. The oxide used comes from a liquid source of tetraethylorthosilicate (C\(_8\)H\(_{20}\)O\(_4\)Si), commonly referred to as TEOS, whose vapor provides SiO\(_2\) during rapid deposition of oxide [138]. This is explained later in the fabrication details. Another concern is residual stress in the membrane which could cause cracking or breakage of polysilicon, for which the yield stress in MEMS devices is about 1.25 GPa [139].
Figure 3.6. Schematic of pressure load causing thin membranes to deform.

*ANSYS* software was used to generate two-dimensional analytical models to estimate maximum membrane deflections under vacuum pressure loading for all subsequent investigations. Before studying each individual device, a general area of 2.65 mm x 1.89 mm was used to assess the relationship between film thickness and deflection. The surrounding edges are clamped per the aforementioned boundary conditions, and eight fixed pillars were placed around the edges of the area to simulate a combination of eight immovable pads. The mesh and corresponding pillars are seen below in Figure 3.7.
Maximum deflection was calculated for thicknesses of 0.3 μm, 10 μm, and 20 μm. An example deflection plot for the 20 μm case is presented in Figure 3.8. Additionally, Table 3.2 summarizes the deflection results. Clearly, for large areas spanning > 1 mm dimensions a thin film membrane will be under high load and deflect quite easily. However, changing the thickness of the film reduces deflection by a power of three from Eq. 3.1. This highlights the importance of both increasing film thickness and keeping cavity areas as small as possible.
Figure 3.8. Two-dimensional plot of maximum deflection for a 20 μm thick polysilicon membrane under vacuum load.

Table 3.2. Maximum deflection for differing polysilicon films spanning large area of 2.65 mm x 1.89 mm.

<table>
<thead>
<tr>
<th>Polysilicon thickness</th>
<th>Maximum deflection under vacuum load</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.3 μm</td>
<td>7.12 μm</td>
</tr>
<tr>
<td>10 μm</td>
<td>192 μm</td>
</tr>
<tr>
<td>20 μm</td>
<td>24 μm</td>
</tr>
</tbody>
</table>

Following these results, 2D models representing the actual geometries for devices A, B, C, and D seen in Figure 3.1 were generated using the full 2.9 mm x 2.9 mm area of each die. The support for the membrane in each case comes from the four bonding pads used for electrical contacts, detailed below in Figure 3.9, simulating a worst case scenario for large
area vs. number and position of supporting pillars. The smaller pads which link the movement of each comb drive were incorporated in the subsequent study.

![Diagram of device area with different pad sizes](image)

Figure 3.9. Large area bonding pads on MEMS devices used as support pillars at each corner for thin membranes; smaller pads also may be treated as pillars to support polysilicon film.

Polysilicon membrane thicknesses were all set to 15 μm, and the near-vacuum loading on the membrane of 101.325 kPa repeated from before. Naturally, maximum deflections happen at the centers of the plates, seen in Figure 3.10. Furthermore, the effective area of each device is defined by the area of the comb drives. Maximum deflection of the membrane largely depends on the smaller of the length or width of the effective device area. This explains why device D exhibits the smallest deflections among the four designs, while A and B have much larger deflections in the worst case scenario study, seen in Table 3.3. Regardless, these results were infeasible due to the oversimplifications and resultant large area compared to polysilicon thickness. However, incorporating the smaller support pillars modifies the effective areas and relative performance of each device’s encapsulation membrane under vacuum load. These simulations assume perfectly straight sidewalls on the
pillars and contact pads while the real structural shape should have curvatures due to the etching and deposition processes.

Table 3.3. Maximum deflection for each device with 15 μm thick polysilicon membrane

<table>
<thead>
<tr>
<th>Device Label</th>
<th>Length</th>
<th>Width</th>
<th>Area</th>
<th>Max. Deflection</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>1.54 mm</td>
<td>1.50 mm</td>
<td>2.3 mm²</td>
<td>168 μm</td>
</tr>
<tr>
<td>B</td>
<td>1.94 mm</td>
<td>1.50 mm</td>
<td>2.9 mm²</td>
<td>163 μm</td>
</tr>
<tr>
<td>C</td>
<td>2.34 mm</td>
<td>1.14 mm</td>
<td>2.7 mm²</td>
<td>113 μm</td>
</tr>
<tr>
<td>D</td>
<td>1.87 mm</td>
<td>1.14 mm</td>
<td>2.1 mm²</td>
<td>31 μm</td>
</tr>
</tbody>
</table>

Figure 3.10. 2D models in ANSYS for each membrane configuration based on support pad positions, showing maximum deflection under vacuum load at the center of each film.
3.2.3 Thick TEOS as Membrane

The results in this section will apply later during experimental testing. Sealing materials other than polysilicon were considered. One of the primary reasons is that thick polysilicon tends to be opaque, which makes it difficult to perform post-encapsulation alignment. Silicon carbide deposited by LPCVD will be transparent for greater thicknesses [140]. Since the TEOS film can be rapidly deposited and is transparent, it is chosen as a study case both analytically and experimentally. Previous simulations did not account for the additional pillar supports provided by the smaller pads, but those pillars are included here. Figure 3.11 shows the location of these smaller pads for each device, illustrating how the additional pillars effectively reduce the areas of the membrane subjected to extreme deflections.

![Device Area](image)

Figure 3.11. Positioning of large bonding pads and smaller pads connected to comb drives.
The ANSYS simulations were run with previous assumptions, simplifications, and atmospheric pressure loading. Young’s Modulus for TEOS is 59 GPa, while Poisson’s ratio is 0.24 [141], [142]. The thin polysilicon membrane was replaced with TEOS films of varying thicknesses for simplicity during the simulations, but in reality the membrane is composed of thin polysilicon on the bottom and thick TEOS on the top. As expected, the inclusion of the smaller pillars reduced maximum membrane deflections by a significant portion for each device design. Figure 3.12 demonstrates that a 15 μm TEOS film would keep film deflection under 10 μm for two devices, A and D.

Figure 3.13 shows how the placement of the smaller pads altered the membrane deflection behavior. This agrees with Figure 3.11 in that the smaller pads in A and D form the narrowest enclosed areas. Overall, based on these results a 15 μm thick TEOS layer deposited on top of polysilicon would sustain under vacuum loading with a membrane deformation of 10+ μm. Thick TEOS deposition is discussed later in Section 3.5.

![Figure 3.12. Maximum film deflection vs. TEOS thickness for four different configurations.](image-url)
Figure 3.13. 2D deflection profiles of 15 μm thick TEOS membranes in four device designs.

### 3.2.4 Mask Design

Having completed analyses of membrane deflections, the photolithography mask for defining the etch windows was developed. The purpose of this mask was to control the etching behavior of the oxide without significantly undercutting the stationary pads. Etch masks for all four design variations were developed. One critical design rule applied here was the fact that in releasing the movable structures of the MEMS device, lateral undercut will occur on the wafer after the HF penetrates vertically downward to below the device layer. An 8 μm interval between etch holes was set in the prototype design as seen in Figure 3.14. Moreover, etch window dimensions were kept in a range from 5 μm to 20 μm in the prototype design in order to prevent the thin polysilicon from collapsing due to not having enough material to hold itself together [143].
It was also important to control or limit the lateral undercut of the bonding pad pillars such that the film would not collapse due to lack of support. Considering the etching process in Figure 3.4, the HF must etch through the 15 μm TEOS (M1) and 7 μm device layer (M2). In addition, the movable pads/anchors (M3) and device features (M4) must also be fully released. These processes combined would create significant lateral undercut of > 30 μm. Without any proper way to avoid this, alignment became very critical to protect the bonding pad underlayer. A schematic of this undercut is shown below in Figure 3.15.

Figure 3.14. Lateral undercut required for release of movable fingers (not to scale).

Figure 3.15. Lateral undercut of bonding pad pillars (not to scale).
Due to uncertainty about the HF etching behavior, two mask designs were created for each device: “conservative” and “original”. The conservative design limits etch holes to the area confined by the smaller pillars while the original design allows for HF penetration throughout the entire device layout. The distinction between these two is shown below in Figure 3.16 for design D.

![Figure 3.16. Comparison of “conservative” and “original” etch mask layouts.](image)

### 3.3 Assessing Permeability of Polysilicon

#### 3.3.1 Preliminary Studies

In order to test the permeability of polysilicon, bare silicon wafers with 1.4 μm of low temperature oxide were used. Approximately 0.1 μm of polysilicon was deposited onto the wafers, and positive photoresist was used to define etch windows on the substrates using the mask design previously discussed. Thereafter individual chips were either dipped into 49% HF solution or exposed to HF vapor for different lengths of time. BHF was not used since the etch rate would be slower, plus it has been reported that 5:1 BHF will attack polysilicon [144]. After the HF step photoresist was stripped and tetramethyl ammonium hydroxide (TMAH) was used to etch away the polysilicon and inspect the oxide profile as TMAH would not etch oxide [145]. The results of these experiments are summarized below in Table 3.4.
Table 3.4. Results of using 0.1 μm polysilicon as permeable layer.

<table>
<thead>
<tr>
<th>Etch Time</th>
<th>10 min</th>
<th>20 min</th>
<th>30 min</th>
<th>60 min</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Vapor HF result</strong></td>
<td>No penetration</td>
<td>No penetration</td>
<td>No penetration</td>
<td>No penetration;</td>
</tr>
<tr>
<td><strong>49% liquid HF result</strong></td>
<td>No penetration</td>
<td>No penetration</td>
<td>No penetration; PR damage</td>
<td>No penetration; PR damage</td>
</tr>
</tbody>
</table>

Multiple tests were performed with similar results. Polysilicon thickness was also confirmed using a surface profiler. One reason that the thin polysilicon was impermeable could be attributed to the high quality of the film. Typically permeability should come from defects and nanopores, more common in lower quality films [146]. Therefore, in order to introduce defects into the film, oxygen plasma was applied to test chips after polysilicon deposition. The hypothesis is that oxygen plasma could have oxidized silicon at the grain boundaries, such that when the chips are dipped into HF the oxidized silicon could be removed to create larger gaps in the film as illustrated in Figure 3.17. Additionally, nitrogen annealing at 950°C was performed on select chips for one hour. Four different cases were tested for permeability of 49% HF liquid, based on combinations of whether chips were annealed and/or treated with O₂ plasma for 10 min. Figure 3.18 shows the results.

Figure 3.17. Using oxygen plasma to generate gaps at polysilicon grain boundaries.
Figure 3.18. Results of annealing and oxygen plasma treatment of polysilicon films.

For the unannealed chips, it is found that thin polysilicon films crack due to residual stress without an annealing process. For the annealed chips it is found that HF is not able to penetrate the polysilicon film. At this point, amorphous silicon was considered an alternative to polysilicon as the thin film membrane. Amorphous silicon (a-Si) may be deposited by PECVD at temperatures as low as 75°C [147]. Deposition temperatures from 75°C to 350°C were used to deposit 0.1 μm of a-Si. It was found that lower deposition temperatures yielded better permeability for 49% liquid HF but the film was extremely fragile and broke when the underlying oxide was removed. Higher deposition temperatures yielded better quality films that were impenetrable.

Therefore, it was decided that polysilicon should be doped to induce defects in the film. During a high temperature anneal dopant atoms segregate and create tiny gaps for HF (or another liquid/vapor) to penetrate. The dopants could come from both in-situ polysilicon deposition as well as a drive-in process from the phosphosilicate glass (PSG). For example, annealing the thin polysilicon film on top of the PSG drives the dopant into the polysilicon, and the PSG must also be densified immediately after that deposition [143]. The test process was as follows:

- PSG deposition via LPCVD, 450°C, 1.5 hours, 300 mTorr, 105 sccm SiH₄, 150 sccm O₂, 15 sccm PH₃
- PSG densification, 950°C, 1 hour,
- Polysilicon deposition via LPCVD, 605°C, 15 min, 555 mTorr, 125 sccm SiH₄
- Annealing/dopant drive-in, 950°C, 1 hour
- Manually paint photoresist onto chip to create small open area

Subjecting patterned chips to 49% HF liquid resulted in successful penetration through polysilicon and removal of the oxide underneath. However, one drawback was that the liquid surface tension from HF caused the thin film to crash onto the substrate. Figure 3.19 shows an image captured with a microscope of the etch window and oxide removal, facilitated by the transparency of thin polysilicon.

Thus, permeable polysilicon was generated using the doping approach with a PSG underlayer. With this in mind the fabrication process in Sec. 3.1.3 calls for additional steps. The thick TEOS sacrificial layer may still be used, but PSG should be deposited on top of it to interact with the polysilicon during annealing and provide dopant diffusion. Replacing TEOS generates an issue with requiring to planarize a very thick PSG layer with chemical mechanical polishing (CMP), an often inconsistent operation. TEOS is also preferred due to the rapid deposition rate.

![Etch window and oxide removal](image)

Figure 3.19. Successful penetration of doped polysilicon and oxide etching.
### 3.3.2 Modified Fabrication Process Using TEOS Cap

In light of the aforementioned results and addition of doped polysilicon, a revised fabrication process for sealing the MEMS devices is shown in below in Figure 3.20.

![Fabrication Process Diagram](image)

**Figure 3.20.** Revised fabrication steps for thin film encapsulation with doped permeable polysilicon. (a) Begin with patterned SOI wafers; (b) deposit thick TEOS sacrificial layer via PECVD; (c) deposit PSG via LPCVD followed by high temperature densification; (d) LPCVD and patterning of silicon nitride for hard mask; (e) LPCVD of polysilicon followed by dopant drive in annealing step; (f) HF vapor etching; (g) additional TEOS reinforcement.

In addition to the PSG deposition and densification steps, a layer of 1 μm of silicon nitride ($\text{Si}_3\text{N}_4$) is placed on top of the oxides using LPCVD. Silicon nitride serves as a hard mask for the etch window, therefore it must be patterned. Once the nitride layer is defined,
polysilicon deposition creates a thin conformal layer over the top surface of the nitride while contacting the exposed oxide. The nitride also functions as an inorganic passivation layer.

After the dopant drive-in step, the substrate may be exposed to HF vapor, which is used instead of the liquid HF in order to avoid any possible liquid surface tension which could damage the thin polysilicon film. After the released etching process, TEOS may be deposited again to reinforce the membrane, using a thickness of 15 μm as found before in Section 3.2.3. This is done in lieu of using silicon carbide or additional polysilicon since the nitride layer already reinforces the membrane.

### 3.4 Characterizing Etching Behavior

#### 3.4.1 HF Vapor Penetration

Additional testing was performed to confirm HF vapor penetration, replacing liquid HF from previous experiments. A simplified fabrication process, as shown in Figure 3.21, was used to isolate the oxide etching step for these mini experiments.

![Figure 3.21. Simplified fabrication process testing HF vapor penetration. (a) LPCVD deposition of PSG followed by densification; (b) LPCVD of polysilicon followed by dopant anneal; (c) spinning and patterning of SU8 photoresist for etch mask; (d) oxide removal by HF vapor penetration of permeable polysilicon.](image-url)
Only 2.5 μm PSG were required to function as both the sacrificial oxide and the dopant provider. The one hour densification at 950°C still applied, as did the one hour anneal at 950°C after polysilicon deposition. In addition, 2 μm SU8 negative photoresist was used as an etching mask on top of the polysilicon since nitride was not necessary for simply testing the HF vapor penetration. SU8 is an epoxy-based photoresist that may be spun onto wafers with thicknesses up to 300 μm and patterned with excellent aspect ratios as high as 20:1. HF vapor in all experiments is done with the HF bath at 45°C and electrostatic chuck at 55°C. The etch rate is estimated to be 1 μm/min, but there was delay in the HF vapor penetrating through the polysilicon. In virtually all tests it took around 5 minutes for HF to begin etching oxide. Total etching time used to release the area under the SU8 pattern was approximately 10 min, since over-etch was desired to demonstrate the concept. Chips were cleaved in half to examine in a scanning electron microscope (SEM). Figure 3.22 shows the patterned SU8 mask used here.

Figure 3.22. SEM photographs of: (a) top view of patterned SU8 photoresist mask; and (b) cross-sectional view of etch holes in suspended SU8 layer.

Figure 3.23 shows the removal of PSG on a sample chip. Because of the simplified fabrication process and poor adhesion between polysilicon and SU8, the polysilicon broke off in many areas when chips were cleaved for SEM preparation. Nevertheless, the suspended SU8 layer in Figure 3.23(a) demonstrates the selective etching of PSG on the substrate.
Figure 3.23. SEM photographs showing: (a) suspended SU8 layer above etched cavity; and (b) PSG removed in select areas on substrate; and (c) thin polysilicon on top of PSG layer.

3.4.2 Using a Silicon Nitride Hard Mask

After confirming consistent HF vapor penetration of doped and permeable polysilicon layers, the testing process was slightly modified to incorporate a silicon nitride hard mask, thereby replacing SU8 in the previous runs. This updated test process is shown in Figure 3.24. The nitride was deposited via LPCVD at 850°C for one hour, resulting in a layer approximately 1 μm thick. In addition, for these trials TEOS was not necessary, therefore PSG remained the only oxide with a target thickness of 2.5 μm. Standard annealing and doping procedures from before remained the same.

Patterning nitride is a delicate process because common etch recipes using either SF\textsubscript{6} or CF\textsubscript{4} plasmas, diluted by a carrier gas like He or N\textsubscript{2}, do not target nitride selectively [148], [149]. Timed etch is critical to avoid removing other material on the wafer. Typically nitride shows a rainbow-colored pattern if it has partially been etched, so the wafer may be visually inspected frequently to avoid over-etching. The recipe used here for plasma etching silicon nitride was SF\textsubscript{6} (13 sccm) plus He (21 sccm) at 100 W with a rate of 50 – 60 nm/min. The chamber pressure should be less than 300 mTorr. Moreover, to improve uniformity of the nitride etch the etching process may be interrupted every 3-4 minutes to rotate the wafer inside the chamber. Etching 1 μm of nitride takes approximately 16 min.
Chips were examined at 5 minute intervals of HF vapor etching, shown in Figure 3.25. Interestingly, it took about 5 minutes for HF vapor to penetrate through the polysilicon and begin etching underlying oxide. This result was consistent across various tested samples. After 10 minutes it can be seen that localized etching of the oxide occurred through the windows, and after 15 minutes the intended area had been thoroughly cleared of oxide with the nitride membrane intact, apart from damage due to breaking apart chips for obtaining cross-sectional SEM images.
HF penetration occurs after ~5 minutes. HF has penetrated 5 minutes. Windows in nitride film not clearly visible due to breaking apart devices. PSG thoroughly removed after 15 minutes.

Figure 3.25. Cross-sectional profiles of fabricated chips after HF vapor exposure times of: (a) 5 minutes; (b) 10 minutes; and (c) 15 minutes, showing the natural progression of HF penetration and removal of buried oxide underneath the nitride mask.

The top surface of the polysilicon membrane on patterned silicon nitride was also observed in SEM, seen in Figure 3.26. After 5 minutes of HF vapor exposure, the polysilicon membrane appears to have been peeling around the windows. This was potentially due to HF vapor lightly etching the interface between silicon nitride and polysilicon, thereby creating a small gap through which vapor may pass to further separate the layers by etching and possibly building up vapor pressure. Additionally, the surface of the window was perceptively rough as a result of the previous dopant anneal step. Moreover, no white lines were observed across surfaces, suggesting that there was a small separation between the polysilicon and nitride films. Given that the devices are enclosed within 2.9 mm x 2.9 mm dies, this is not a concern so long as the gap has not extended to the edge of the die. The deposition of TEOS also keeps the polysilicon and silicon nitride in close contact.
Figure 3.26. Polysilicon etch windows on top of nitride hard mask: (a) after 5 min HF vapor; (b) roughness of polysilicon window can be seen; (c) close-up of poly roughness from doping; (d) after 10 min HF vapor; (e) close-up photo of polysilicon windows.

The final testing process for HF penetration added a thick TEOS underlayer of 7.5 μm to the silicon substrate before depositing the same thickness of PSG as before (2.8 μm) in Figure 3.24. However, this raised another issue: cracking of thickly deposited TEOS films. This issue is addressed in the following section.

3.5 Deposition of Thick TEOS Films

3.5.1 Issue with TEOS Cracking

It was found that for thick TEOS films deposited in one step of 5 μm or more, the film cracked, as shown in below in Figure 3.27. This is a serious concern as high levels of stress within the TEOS film can affect the other materials on the wafer as well. The proposed final process depends greatly on smooth PECVD of thick TEOS as both a sacrificial layer and as a
stren\textsuperscript{th}ening material for the thin film encapsulation membrane. It was therefore necessary to alleviate the residual tensile stress that can be characteristic of thickly deposited TEOS films by PECVD [150].

![Figure 3.27. TEOS cracking on fabricated chips at (a) 2x and (b) 5x magnification](image)

3.5.2 Rapid Thermal Annealing

Eliminating cracking in thickly deposited TEOS required two major changes to the one-step PECVD process. Firstly, rapid thermal annealing (RTA) was employed to reduce the compressive stress levels in the TEOS films. During an RTA process a wafer is placed onto a three-point quartz holder and enclosed within an oven chamber. High intensity lamps heat the substrate rapidly with nitrogen flowing through the chamber, and an infrared pyrometer monitors the temperature of the wafer to control heating. This is incredibly useful because high temperature annealing may be performed without the hassle of loading wafers into a large furnace and waiting for the large furnace zones to reach process temperatures, saving the user much time.

Secondly, to deposit very thick films, such as those greater than 10 μm, each addition of TEOS to the substrate was performed incrementally. The safe level of thickness deposited per step was determined by comparing RTA-treated wafers to untreated ones. Wafers were cleaned with Piranha solution, a mixture of sulfuric acid (H\textsubscript{2}SO\textsubscript{4}) and hydrogen peroxide (H\textsubscript{2}O\textsubscript{2}) which removes organic residues, prior to entering the RTA chamber. The overall process for incremental TEOS deposition with RTA is shown in Figure 3.28, while Table 3.5 lists the recipe for the RTA used in these experiments. Stress measurements were taken with a laser interferometer which measures the radius of curvature of the substrate and uses that data to calculate the stress of the film on the substrate.
Figure 3.28. Thick TEOS deposition with rapid thermal annealing: (a) deposit 1st TEOS layer via PECVD; (b) clean wafer and perform RTA; (c) measure stress in deposited film with laser interferometer; (d) repeat until desired TEOS thickness is reached

Table 3.5. Rapid thermal anneal process for TEOS films.

<table>
<thead>
<tr>
<th>Step</th>
<th>Description</th>
<th>Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Standby at 200°C</td>
<td>--</td>
</tr>
<tr>
<td>1</td>
<td>Ramp to 450°C</td>
<td>10 sec</td>
</tr>
<tr>
<td>2</td>
<td>Hold at 450°C</td>
<td>30 sec</td>
</tr>
<tr>
<td>3</td>
<td>Ramp to 900°C</td>
<td>15 sec</td>
</tr>
<tr>
<td>4</td>
<td>Hold at 900°C</td>
<td>120 sec</td>
</tr>
<tr>
<td>5</td>
<td>Cool down with N₂ purge</td>
<td>180 sec</td>
</tr>
</tbody>
</table>
### 3.5.3 Results of TEOS + RTA

Three different values of TEOS thickness per step were used to observe cracking behavior and the effect of RTA. Each case was compared to the same process but for wafers that didn’t receive RTA treatment. The results are summarized in Table 3.6 and Figure 3.29. Overall, depositing TEOS in 2.5 μm increments with RTA in between depositions enabled 10 μm films to be deposited without cracking. Increments of 5 μm or more cracked at that thickness or sooner. In addition, it was found that RTA decreased the tensile stress in the deposited TEOS films and inverted it to compressive stress. The tensile stress of the deposited film induces cracking due to a mismatch between the TEOS and the silicon substrate. Without annealing the stress remains tensile in the TEOS, leading to cracking. Moreover, Figure 3.30 shows that the compressive stress of an annealed TEOS film reaches a consistent value after additional, repeated RTA cycles at 1000°C.

These results have been conducted on flat silicon substrates, and it is expected that the proposed TEOS process will be on top of the thin nitride/polysilicon membrane as illustrated in Figure 3.20(g). This could result in different stress states as demonstrated in this study, and additional characterizations will be required to assure a successful encapsulation process. The residual stress within a thin polysilicon film deposited by LPCVD is compressive [151], [152]. Therefore, by performing RTA on the TEOS layers the stress gradients in the sealing membrane should be reduced as all films will be under compression.

### Table 3.6. Summary of results for TEOS deposition with RTA.

<table>
<thead>
<tr>
<th>Wafer</th>
<th>TEOS Increment</th>
<th>RTA Performed?</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>~2.5 um</td>
<td>Yes</td>
<td>No cracking for 4 depositions</td>
</tr>
<tr>
<td>B</td>
<td>~2.5 um</td>
<td>No</td>
<td>Slight cracking after third deposition step (~7.5 μm film thickness)</td>
</tr>
<tr>
<td>C</td>
<td>~5.0 um</td>
<td>Yes</td>
<td>Circular cracks of varying diameter from center of wafer observed after second anneal (~10um total thickness)</td>
</tr>
<tr>
<td>D</td>
<td>~5.0 um</td>
<td>No</td>
<td>Cracking seen after second deposition step (~10um total thickness)</td>
</tr>
<tr>
<td>E</td>
<td>~7.5 um</td>
<td>Yes</td>
<td>Entire film cracked after first deposition</td>
</tr>
<tr>
<td>F</td>
<td>~7.5 um</td>
<td>No</td>
<td>Entire film cracked after first deposition</td>
</tr>
</tbody>
</table>
Figure 3.29. Stress in deposited TEOS films vs. overall thickness.

Figure 3.30. Film stress of 10 μm TEOS after multiple rapid thermal anneals
3.6 Summary

In this chapter the potential for encapsulating MEMS devices with thin films was investigated using permeable polysilicon membranes. A process involving high temperature annealing to drive dopant atoms in thin polysilicon films has been developed to make permeable polysilicon films. 2D modeling of plate deflection guided the design of the sealing membrane, which incorporates a supporting layer of silicon nitride, functioning as a hard mask, and additional sealing such as TEOS oxide for structural support in the form of increased thickness. It was found that HF vapor may penetrate the permeable polysilicon thin film in just a few minutes to etch buried oxide underneath the film.

While cracking occurs in thickly deposited TEOS films due to residual tensile strength, an effective deposition process to avoid this was developed. Incremental depositions of 2.5 μm TEOS followed by rapid thermal annealing alleviated stress in the film and even made it compressive such that cracking did not occur. Films greater than 10 μm thick may be generated using this approach, saving much fabrication time compared to oxide deposition by low pressure chemical vapor deposition. This is beneficial for both building up the sacrificial oxide layer and the sealing layer. Therefore, the combination of permeable polysilicon and TEOS could provide an effective framework for MEMS packaging applications.
Chapter 4

Large Area Encapsulation Using Carbon Nanotube/Polysilicon Composites

4.1 Overview

4.1.1 Motivation

The previous chapter’s work on permeable polysilicon offers an exciting approach to thin film encapsulation but not without a few limitations. Firstly, while the process is straightforward, the need for multiple annealing/densification steps to generate thick encapsulation cap membranes adds significant processing time. This is actually a broader, inherent issue with using thin films and one reason that thin film encapsulation has not unseated wafer-to-wafer bonding throughout industry as widely as has been hoped. Therefore, moving forward the primary objective in this chapter is to utilize the idea of thin films while broadening the versatility of the encapsulation membrane, simplifying the fabrication steps, and increasing the inherent strength of the material. The proposed solution is to use carbon nanotubes (CNTs) as a skeletal structure for a thicker composite membrane that exhibits a natural permeability due to its porous structure.

4.1.2 Carbon Nanotube Background

CNTs have been widely studied in broad range of research fields due to their unique mechanical, electrical, and thermal properties [153]. In short, CNTs are at least 100 times stronger than steel yet only one sixth as heavy; CNTs offer thermal and electrical conductivities better than those of copper, enabling them to serve a dual purpose of reinforcement and signal transmission in a variety of applications [154]. The thermal conductivity, estimated to be as high as 6000 W/m-K, and large aspect ratios have inspired researchers to combine CNTs with polymers to produce a variety of composite materials [155–157]. On the other hand, the ability to create semiconducting CNTs offers a breadth of electrical applications such as field effect transistors or organic light emitting diodes [158], [159]. Growing interest in CNTs has also led to their implementation into other applications in the realms of biomedicine and tissue engineering, energy storage, molecular/gas sensing, and thermal management [160–165].
Two types of CNTs may be grown. Single-walled nanotubes (SWNTs) are a single sheet of graphene, or carbon atoms, rolled into a cylinder with a diameter on the order of 1 nm and a length as high as multiple centimeters [166]. Multi-walled nanotubes (MWNTs) are concentric arrays of single rolls of graphene which are separated by 0.35 nm [167]. MWNTs tend to be larger in diameter than SWNTs, and for larger diameters (>10nm) the MWNTs are metallic as opposed to semiconducting [168]. The manner in which the graphene sheet is rolled, termed the chiralitY, also determines the electronic properties of the CNTs [169]. Figure 4.1 illustrates three different ways to roll CNTs as represented by single sheets of graphene which exhibit a hexagonal array of carbon atoms.

Figure 4.1. Three different SWNT structures: (a) armchair; (b) zigzag; (c) chiral. [170]

CNTs may be grown in three primary ways: arc discharge, laser ablation, or chemical vapor deposition (CVD) by both thermal and plasma methods [171–174]. Arc discharge creates CNTs through the arc-vaporization of two carbon rods placed end to end, separated by approximately 1 mm. The rods are kept in an enclosure usually filled with inert gas at low pressure. Applying a direct current of 50 to 100A creates a high temperature discharge between the two electrodes, and the discharge vaporizes the surface of one of the electrodes. The discharge then cools and forms CNTs at the other electrode. Laser ablation is very similar except the heating comes from a laser pulse fired at a graphite rod. The rod usually contains a
50:50 mixture of cobalt and nickel to function as a catalyst for CNT growth. While both of these methods may be used to obtain small quantities of high quality CNTs, they require very high temperature above 1000°C to evaporate the solid carbon source. In addition, vaporization methods cause random patterns of CNT lattices, often mixed with unwanted forms of carbon and/or metal. Overall, it is difficult to purify, manipulate, and assemble CNT-based architectures while controlling diameter and chirality for practical applications with these two methods.

CVD, on the other hand, uses a gas to provide hydrocarbons for generating CNTs over a metal catalyst which is typically deposited onto an oxide film. Popular catalyst metals are nickel, cobalt, iron, or a combination of these whose thickness correlates to the diameter of the CNTs [175]. The substrate is heated to melt and nucleate catalyst metal into nanoparticles, allowing hydrocarbon molecules to be absorbed and broken down. Carbon atoms diffuse through the metal nanoparticles and form the CNTs. The nanoparticle may remain at either the root or tip of the newly-formed nanotubes, determining where the carbon atoms diffuse to produce root or tip growth. Furthermore, the kinetics of the absorption, diffusion, and precipitation of carbon atoms determine the growth rate [176].

CNT growth by CVD is popular due to the fact that dense, vertically aligned forests may be produced consistently and controllably, especially using plasma-enhanced CVD (PECVD) [177]. In addition, temperatures may be kept below 1000°C. Selection of the catalyst material and thickness, carbon source gas and flow rate, and synthesis temperature will primarily determine the growth rate and conditions. For example, the growth temperature may be higher for using a source gas such as methane (CH₄) versus ethylene (C₂H₄) because of the higher decomposition temperature for methane [178]. The following section details the growth process used in this work.

### 4.1.3 Carbon Nanotube Growth

The CVD process used for CNT synthesis has been established in the laboratory in which this work was performed. The general process is shown below in Table 4.1, while a schematic of the setup for CNT growth follows in Figure 4.2.
Table 4.1. CNT growth process.

<table>
<thead>
<tr>
<th>Step</th>
<th>Process</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Oxide growth/deposition</td>
<td>At least 100-200nm for insulating layer</td>
</tr>
<tr>
<td>2</td>
<td>Electron beam evaporation of 10 nm Al then 5 nm Fe</td>
<td>Catalyst for hydrocarbon decomposition and CNT growth</td>
</tr>
<tr>
<td>3</td>
<td>Place chips into a quartz tube enclosed by a furnace and pump down to vacuum</td>
<td>Purify growth environment</td>
</tr>
<tr>
<td>4</td>
<td>Purge tube to atmosphere with H\textsubscript{2} and then set H\textsubscript{2} flow rate to 50 sccm</td>
<td>Carrier gas for carbon source, C\textsubscript{2}H\textsubscript{4}</td>
</tr>
<tr>
<td>5</td>
<td>Heat furnace to 720°C</td>
<td>Growth temperature</td>
</tr>
<tr>
<td>6</td>
<td>Set H\textsubscript{2} flow rate to 611 sccm and C\textsubscript{2}H\textsubscript{4} flow rate to 90 sccm</td>
<td>Growth begins after roughly 2 min of ethylene flow</td>
</tr>
<tr>
<td>7</td>
<td>After desired growth time, pull quartz tube out of furnace</td>
<td>Cool substrate down to 200°C using a fan</td>
</tr>
<tr>
<td>8</td>
<td>Purge system with argon (Ar)</td>
<td>Sample unload</td>
</tr>
</tbody>
</table>

Figure 4.2. Experimental setup for CNT growth on sample chips.

Two metals are used for this CNT growth process via CVD. The 10 nm aluminum layer supports the 5 nm iron catalyst. The Al prevents interaction between iron and the substrate and may typically be any thickness up to 100 nm without affecting CNT growth quality or rate. On the other hand, the CNT growth is highly sensitive to the thickness of the iron catalyst layer [179], [180]. Thinner iron films may not nucleate properly to provide sufficient surface areas for carbon diffusion, while thicker films may form large nanoparticles such that carbon nanofibers form instead of nanotubes. The nanofibers have diameters larger
than 100 nm, are mechanically unstable, and do not form any consistent pattern or forest like CNTs. An example of carbon nanofibers may be seen below in Figure 4.3.

As mentioned in the previous section, different carbon source gases have different decomposition temperatures. Experimental studies found ethylene \((\text{C}_2\text{H}_4)\) to provide a balance between growth temperature (720°C) and CNT quality. Hydrogen gas \((\text{H}_2)\) functions as a carrier for the ethylene in the growth chamber. \(\text{H}_2\) presence also reduces the rate at which carbon forms on the metal particle making it more likely that ordered CNTs will grow compared to unordered nanofibers. Furthermore, CNTs from 5 μm to 50 μm in length may be grown, where the growth begins roughly after 2 min of gas flow at the process temperature and proceeds at a rate of approximately 5 μm/min. Results of successful CNT growth will be discussed later in the context of the composite membrane used for encapsulation.

![Figure 4.3. Carbon nanofiber growth resulting from thick Fe catalyst.](image)

### 4.1.4 Proposed CNT/Polysilicon Composite

The relative ease at which CNTs may be grown serves as a foundation for a composite structure using polysilicon as filler material. It has been demonstrated that when CNT forests are combined with a filler material such as silicon nitride, the mechanical strength or high temperature stability of the composite derives from the filler material [181]. Moreover, even if the filler is insulating the composite film will remain electrically conductive. Furthermore,
the use of CVD to coat the CNTs may overcome any adhesion issues with the filler material since there is an intertwining of individual CNTs within the forest that provides natural mechanical interlocking [182]. Moreover, CNTs shorter than 10 μm have exhibited liquid and vapor transport capabilities even for tube diameters as small as 2 nm [183].

Therefore, by using polysilicon to conformally coat a CNT forest, a naturally porous structure may be created to facilitate the removal of sacrificial oxide buried beneath the film. Moreover, using polysilicon as a filler material rather than as a permeable membrane eliminates the need for multiple annealing processes as described in Chapter 3. The membrane thickness may be tuned via different CNT heights depending upon the application. A schematic of how the CNT/polysilicon composite would encapsulate a MEMS device is shown below in Figure 4.4.

Figure 4.4. Conceptual illustration of a semipermeable encapsulation membrane using a CNT/polysilicon composite.

### 4.2 Preliminary Results

#### 4.2.1 Fabrication Process

The process for creating and testing the composite film follows in Figure 4.5. Starting first with a bare silicon wafer, oxide is deposited via low pressure chemical vapor deposition
(LPCVD). TEOS oxide via PECVD may also be used to build up the sacrificial oxide. Next, the metal layers of 10 nm Al and 5 nm Fe are created using electron beam evaporation. Thereafter chips may be diced and separated from the wafer to be prepared for CNT growth, whose process follows that detailed in section 4.1.3. Once the CNT forest is grown, chips are placed in an LPCVD furnace for conformal deposition of undoped polysilicon at a temperature of 615°C. It was found that 45 min for this process is sufficient to maximize filling the membrane with polysilicon and to seal the top surface as well. As such, the etch access windows must be opened on the top surface of the membrane to allow for HF vapor penetration. Plasma etching is performed at 50 W using a gas mixture of 90% SF₆ and 10% O₂ at 66 sccm. This recipe etches the polysilicon at roughly 0.45 μm/min. Furthermore, the top surface of the film darkens as polysilicon is removed, indicating the CNTs have been exposed. Once the pores are opened, the chip or substrate is placed onto an electrostatic chuck held over an HF vapor bath at 35°C. The chuck is heated to 45°C in order to prevent

![Fabrication process for CNT/polysilicon composite](image)

*Figure 4.5. Fabrication process for CNT/polysilicon composite: (a) LPCVD of low-temperature oxide or PECVD of TEOS oxide; (b) evaporation of metal Al and Fe films; (c) CNT growth via CVD; (d) first polysilicon LPCVD to conformally coat CNTs; (e) pattern top surface of polysilicon and plasma etch select area to open membrane pores (f) HF vapor penetration and oxide removal; (g) second polysilicon LPCVD to seal the film.*
condensation of HF or etching byproducts within the cavity. Various etch times have been studied and will be reported later along with lateral undercut as a function of membrane thickness. Finally, another polysilicon LPCVD of 45 min seals the film and the underlying cavity as a possible wafer-level vacuum encapsulation process.

4.2.2 CNT Growth and Polysilicon Deposition

The CNT forests were grown consistently with repeatable heights for given growth times. Specifically, to achieve 20 μm or 30 μm tall films the CNT growth occurred anywhere from 4 min to 6 min. Figure 4.6 shows that forests of differing heights were vertically aligned and dense. Close-up images of the CNT forest indicated that the CNTs are not perfectly straight but actually wavy. This promotes the aforementioned mechanical interlocking of the polysilicon coating on neighboring CNTs which is detailed in Figure 4.7.

As expected, the polysilicon thickness varied from top to bottom within the membrane. The top 5 μm were fully sealed, whereas the bottom few μm exhibited thicknesses of polysilicon ranging from 100 nm – 200 nm. The inherent porosity of the semi-permeable membrane is quite clear. When sealed at the top, the film is impenetrable to HF vapor or other materials. However, the top surface can be etched open to reveal the underlying pores. In the first run of experiments etch windows were defined by manually painting photoresist on top of the CNT/polysilicon composite. As mentioned above the top surface of the exposed area darkened as polysilicon was removed by plasma etching. It was found that in order to sufficiently open the pores in the membrane the minimum etch time was about 4 min, which corresponded to removing nearly 2 μm of polysilicon. This can be seen below in Figure 4.8. For preliminary testing to demonstrate the concept of the semi-permeable membrane, cavity widths of 500 μm – 1500 μm were used.
Figure 4.6. CNT growth results for forest heights of: (a) 10 μm, (b) 20 μm, (c) 30 μm, and (d) 40 μm; (e) close up of CNT forest; (f) top view of CNT forest.
Figure 4.7. Polysilicon deposition onto CNT forests, showing thickness variation from top to bottom as well as the natural seal of the top 5 μm of the membrane.
4.2.3 Permeability of Composite Film

Results of HF penetration after exposing sample chips with 23 μm-high CNTs to HF vapor for 12 min are shown below. Interestingly, without removing enough polysilicon from the top surface of the composite membrane there was little HF penetration. The comparison between the top surface profiles is shown below in Figure 4.9, while the HF penetration and oxide removal is shown in Figure 4.10.
With successful demonstration of HF vapor penetration through the CNT/polysilicon membrane, the next step was to investigate the mechanism of oxide removal. Firstly, given the above results that CNT exposure was not enough to facilitate thorough removal of buried oxide, it was demonstrated that the permeability of the film mainly derives from the porosity between the polysilicon. Additionally, lateral over-etch of oxide beyond the cavity window was observed. The primary question was whether this resulted mainly from the HF vapor moving laterally through the membrane or from HF vapor undercutting the membrane as it removed the oxide. A schematic for how the over-etch is visualized is seen below in Figure 4.11, where $d$ is the width of the etch window and $D$ is the total width of the cleared cavity. Furthermore, Figure 4.12 shows the progressive oxide over-etching that may occur due to lateral permeability of HF vapor within the CNT/polysilicon composite.
Figure 4.11. Schematic of HF vapor etching of oxide beyond defined cavity width.

Figure 4.12. Lateral HF vapor penetration through composite membrane which produces oxide over-etching.
It follows that over-etch may be defined as

\[ \%OE = \frac{D - d}{d} \times 100 \]  

(4.1)

Three different samples with \( \sim 30 \, \mu m \) tall CNTs were subjected to HF vapor exposure times of 4 min, 6 min, and 8 min. The results are summarized in Table 4.2. Interestingly, after even 4 min as much as 60% extra width was added to the desired cavity size. These results suggested that there may be lateral permeability within the CNT/polysilicon membrane, as there are gaps in the horizontal direction as well after filling the CNT forest. Furthermore, in these tests the oxide thickness was about 3 \( \mu m \), so there may have been a contribution to over-etching by HF vapor undercutting the membrane itself. Subsequent testing addresses this phenomenon and provides a method to reduce the over-etching behavior. Finally, an example cross section of the sample exposed to HF vapor for 4 min is seen below in Figure 4.13.

Table 4.2. Summary of oxide over-etch compared to HF vapor exposure time for 30 \( \mu m \) thick membranes.

<table>
<thead>
<tr>
<th>HF Vapor Time</th>
<th>Window width ((d))</th>
<th>Cavity width ((D))</th>
<th>% Over-etch</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 min</td>
<td>514 ( \mu m )</td>
<td>824 ( \mu m )</td>
<td>60.3%</td>
</tr>
<tr>
<td>6 min</td>
<td>567 ( \mu m )</td>
<td>1045 ( \mu m )</td>
<td>84.3%</td>
</tr>
<tr>
<td>8 min</td>
<td>668 ( \mu m )</td>
<td>1291 ( \mu m )</td>
<td>93.3%</td>
</tr>
</tbody>
</table>
Figure 4.13. HF vapor undercut for 30 μm sample exposed to 4 min HF vapor: (a) total cavity width of 825 μm; (b) left side undercut of 153 μm; (c) right side undercut of 161 μm.

4.3 Modeling Deflection of the Composite Film

4.3.1 Reasoning for Measuring Deflection

Two primary methods considered for characterizing the seal of the composite membrane were by measuring deflection and by measuring capacitance across the cleared gap after oxide removal and sealing. In both cases it is expected that the CNT/polysilicon membrane will deflect under vacuum loading after it is sealed with LPCVD. This deflection would produce a change in capacitance, or electric potential energy stored between the composite membrane and the underlying substrate. Capacitance, \( C \), is defined such that
\[ C = \frac{A \varepsilon_r \varepsilon_o}{d} \]  

(4.1)

\( A \) is the cross-sectional area of the cavity, \( \varepsilon_r \) is dielectric constant or relative static permittivity of the material between the two plates (for vacuum and for air, \( \varepsilon_r = 1 \)), \( \varepsilon_o \) is the electric constant (8.854 x 10\(^{-12}\) F/m), and \( d \) is the separation distance between the plates. Thus, by changing the plate separation due to film deflection a change in capacitance, \( \Delta C \), may be measured. The comparison of two cavities, one sealed and one unsealed, is shown below in Figure 4.14. The sealed cavity will have a smaller gap, which would theoretically increase the capacitance. According to Eq. 4.1, if \( d_v < d_a \), then \( C_v > C_a \).
A sample plot of capacitance vs. plate separation, e.g. oxide thickness, is shown below in Figure 4.15. Thus, inducing a deflection of 8 μm in a square plate measured at 1500 μm x 1500 μm will only produce a ΔC of roughly 2.5 x 10^{-5} pF. This value is extremely small and exceeds the sensitivity of equipment available to carry out such tests. Therefore, measuring capacitance as a function of the film deflection was not pursued.

![Graph showing capacitance vs. plate separation](image)

Figure 4.15. Theoretical capacitance for different cavity sizes as a function of plate separation or oxide thickness.

A more direct method of measurement is to profile the actual deflection of the composite membrane across the cavity. This is done using an Alpha-Step profilometer which scans and measures the topography along a surface using a stylus with a 5 μm radius tip. The measured deflection can therefore be correlated to the pressure inside the cavity. The details of how to design for and measure deflection follow in the next section.

### 4.3.2 Theory for Plate Deflection

After demonstrating the proof of concept and the successful HF vapor penetration through the CNT/polysilicon composite, theoretical modeling of deflection of the membrane under vacuum loading was performed. As in the case of permeable polysilicon membranes in Chapter 3, the following assumptions were used for the membrane:
- The plate material is linear elastic
- The plate material is homogenous and isotropic
- Since the plate thickness is small compared to lateral dimensions, normal stress in the transverse direction to deflection may be neglected
- Loads are applied in a direction perpendicular to the center plane of the plate

Because the composite film should be 99% comprised of polysilicon, it’s estimated that Young’s Modulus of Elasticity, $E$, derives mainly from that material such that for polysilicon, values of $E = 169$ GPa and Poisson’s ratio $\nu = 0.22$ are used [135]. However, later in designing the sizes of etch windows the effects of porosity on $E$ will be considered.

Modeling the maximum deflection, $w_{\text{max}}$, and maximum stress, $\sigma_{\text{max}}$, under a uniform load of $p$ in the film of thickness $t$ follows from classical theory of flat plate bending, where

\begin{align*}
    w_{\text{max}} &= \alpha \frac{pb^4}{D} \quad (4.2) \\
    D &= \frac{Et^3}{12(1-\nu^2)} \quad (4.3) \\
    \sigma_{x,\text{max}} &= \beta_1 \frac{pb^2}{t^2} \\ \\
    \end{align*}

Eqs. 4.2 through 4.4 apply to rectangular or square plates which are clamped around all edges, shown in Figure 3.5. The values of $\alpha$ and $\beta_1$ depend on the ratio between side lengths $2b$ to $2a$ based on Roark’s Formulas for Stress and Strain [137]. In the case of a square membrane with $a = b$, and using $\nu = 0.22$, the maximum deflection and stress become

\begin{align*}
    w_{\text{max}} &= 0.01443 \frac{pb^4}{Et^3} \quad (4.5) \\
    \sigma_{x,\text{max}} &= 1.2312 \frac{pb^2}{t^2} \\ \\
    \end{align*}

For rectangular membranes, the ratio of $2b/2a$ increases beyond 1, where $2b$ is the longer side of the membrane at a specific value, e.g. 3000 μm, and $2a$ is the shorter side which ranges anywhere from 500 μm to 3000 μm. As $2b/2a$ increases the coefficients in the above equations also increase. For example, for a rectangle with one side twice as long as the other, $w_{\text{max}}$ increases by a factor of 2 while $\sigma_{\text{max}}$ increases by a factor of 1.5 as compared with a square membrane with width of $a$. Therefore, square plates in finite element analysis (FEA) were analyzed as a ‘best-case’ scenario for rectangular plates.

In addition, circular plates were considered for designing etch windows on the CNT/polysilicon composite. It follows that for a circular clamped plate of diameter $c$,
\[ w_{\text{max}} = \frac{pc^4}{64D} \]  

Plugging in \( D \) from Eq. 4.2 yields  

\[ w_{\text{max}} = 0.01115 \frac{pc^4}{Et^3} \]  

Comparing Eq. 4.8 to Eq. 4.5 shows that for a circular window with a diameter equivalent to the length of a square window, the circular membrane will deflect 23\% less at its center as compared with a square membrane at its center. This is agreeable as the circular window would have less total area compared to the square in this case. Thus, in a larger scope for any given size cavity a circular window is preferred to minimize film deflection and prevent the membrane from touching down onto the underlying substrate. However, most of the analysis here was performed with square cavities.

### 4.3.3 Membrane Deflection Calculations and FEA

Using Eq. 4.5 a variety of predicted deflections under vacuum loading \( (p = 101.3 \text{ kPa}) \) for different square membrane sizes as a function of membrane or CNT height were calculated. This was helpful for determining the allowable ranges of designs where the expected film deflection under vacuum does not exceed the oxide thickness which may be up to 10 μm thick or greater using quick TEOS + RTA deposition techniques developed in the preceding chapter. A conservative estimate for the stiffness of the membrane as 85 GPa, half that of bulk polysilicon, was used to incorporate possible weakness due to the porosity of the membrane. The results may be seen below in Figure 4.16.

The results show that for larger areas spanning more than 1000 μm width the CNT height should be above 20 μm to keep film deflection under 10 μm. However, at the same time it must be considered that the top surface of the CNT/polysilicon membrane exhibits a roughness on the order of 1-2 μm. This top surface could be planarized with TEOS but deflection predictions for a given CNT height and cavity width would change. Thus, a simpler solution is to design the devices such that predicted deflections are anywhere from 7.5 μm to 10 μm so that they stand out from the inherent roughness in the film.

It’s also noted here that film deflection may be drastically reduced by using silicon nitride as a filler material since its modulus of elasticity is 222 GPa. However, generating measurable film deflections of less than 10 μm for this alternative composite requires the cavities to be no wider than 200 μm, even for short CNTs with heights also less than 10 μm. While silicon nitride is a possible future alternative, it was not used in testing since the goal for demonstrating successful encapsulation was to observe large deflections.
A finite element model for a square cavity was also created to check with simplified hand calculations in making design decisions for the cavity sizes. For example, a suspended membrane of sides 570 \(\mu\text{m}\) in length and a height of 20 \(\mu\text{m}\) under heavy loading (700 kPa = 7 atm) was modeled for both maximum deflection and maximum stress. A \(\frac{1}{4}\) model was adopted, as seen below in Figure 4.17. The 54.7° slope of the sidewall from anisotropic etching bears no effect on the deflection of the suspended membrane. In addition, for this model the material is assumed to be just bulk polysilicon with a modulus of elasticity of 170 GPa. The finite element analysis (FEA) results for maximum deflection and maximum surface stress in this particular case are presented in Figure 4.18. Interestingly, the maximum stress in the film is only 139 MPa, much less than the yield stress of polysilicon found to be above 1 GPa in most MEMS applications [134]. These results were compared to those obtained from hand calculations, which match within 25%. This provided confidence that Eqs. 4.5 through 4.8 may be used to sufficient accuracy when designing the cavity sizes based on predicted maximum deflection.
Figure 4.17. Finite element $\frac{1}{4}$ model of a suspended polysilicon membrane: (a) 285 $\mu$m from edge to center and 20 $\mu$m thickness; (b) symmetrical planes surrounding film.

Figure 4.18. Finite element analysis results of a 570 $\mu$m x 570 $\mu$m x 20 $\mu$m polysilicon membrane: (a) maximum deflection of 1.06 $\mu$m, and (b) maximum surface stress of 139 MPa.

Table 4.3. Comparison of maximum deflection and surface stress values obtained by hand or by FEA for a 570 $\mu$m x 570 $\mu$m x 20 $\mu$m polysilicon membrane.

<table>
<thead>
<tr>
<th></th>
<th>Max. Deflection</th>
<th>Max. Surface Stress</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hand Calculation</td>
<td>0.83 $\mu$m</td>
<td>175.0 MPa</td>
</tr>
<tr>
<td>FEA</td>
<td>1.06 $\mu$m</td>
<td>139.2 MPa</td>
</tr>
<tr>
<td>Difference</td>
<td>21.7%</td>
<td>25.74%</td>
</tr>
</tbody>
</table>
To verify the integrity of measuring film deflection using a profilometer, two considerations were made. Firstly, the stylus of the profilometer exerts a small force onto the substrate measured at 147 μN. The deflection produced by the stylus force would be maximized when the stylus is in the center of the suspended membrane area. ANSYS was used to assess the deflection due to the point force of the stylus and ensure that it was insignificant. It was found that for a 25 μm thick square membrane spanning 3000 μm on each side, deflection from the stylus force was merely 0.0143 μm. Therefore, any smaller areas or thicker membranes would have even smaller deflection from the force of the profilometer stylus.

The second assessment was potential film deflection due to its own weight. For a 20 μm thick circular membrane 1000 μm in diameter, the total weight of the film was estimated by approximated the film as solid polysilicon with stiffness 170 GPa. The density of polysilicon is 2.33x10^{-18} kg/μm^3 [134]. Once again using ANSYS illuminated the insignificant effect of the film’s weight on measured deflections. Figure 4.19 shows the resultant deflection without pressure loading as only 0.005437 μm in this case. Therefore, both the stylus force and weight of the membrane were determined to have negligible effects on deflection under atmospheric pressure loading for the CNT/polysilicon composite.

![Figure 4.19](image.png)

Figure 4.19. FEA result of deflection under self-weight for a circular membrane 1000 μm in diameter and 20 μm in thickness.
4.3.4 Design Methodology

Having confirmed the possibility of using simplified deflection and stress equations to predict membrane behavior under vacuum load, a range of allowable designs for cavities was generated. The primary guide to this process was that the oxide thickness limits the maximum deflection of the membrane. Therefore, one may set the deflection to any desired value, such as 7.5 μm, and determine the necessary cavity size for a given membrane height or vice versa.

Given the uncertainty of the actual modulus of elasticity for the CNT/polysilicon composite, upper and lower bounds for each combination of membrane thickness and oxide thickness were developed. For the upper bound limit, polysilicon is assumed to fully fill the CNT forest without voids. This was not observed in previous results but served as a ‘best case scenario’ in which the composite membrane derives its stiffness from a representative polysilicon film of the same thickness as the CNT height. The Young’s modulus used is 170 GPa. However, in reality due to the natural porosity and voids within the film the effective Young’s modulus should be less than 170 GPa. The lower bound limit assumes that polysilicon does not sufficiently fill the CNT forest and the strength of the film will at least come from the top 5 μm which have been previously shown to fill completely with polysilicon. However, it will be very difficult to estimate the Young’s modulus of the rest of the CNT/polysilicon composite film.

Table 4.4 summarizes the upper bounds for square and circular cavity dimensions as a function of the composite membrane thickness. The maximum deflection in each case is set to be 7.5 μm. For all membrane heights the minimum cavity width is 577 μm for a square and 748 μm for a circle, since the lower bound only depends on the 5 μm of the forest filling with polysilicon. Given the range of CNTs that may be grown, the dark-field photomask used to define the etch windows incorporated cavity widths ranging from 250 μm to 3000 μm by increments of 250 μm. Because of the large feature sizes, this mask was printed on a transparency using an inkjet printer, then cut out and taped onto a 7” x 7” glass plate. Therefore, for a batch of separate chips on which CNTs were grown, each chip could be patterned with a different etch window size and tested for deflection by measuring the surface profile after sealing with the second LPCVD of polysilicon.
Table 4.4. Upper bounds for square and circular cavity sizes as a function of CNT height for 7.5 μm maximum deflection.

<table>
<thead>
<tr>
<th>CNT/Membrane Height</th>
<th>Max. Cavity Width (Square)</th>
<th>Max. Cavity Diameter (Circle)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20 μm</td>
<td>1.63 mm</td>
<td>2.11 mm</td>
</tr>
<tr>
<td>25 μm</td>
<td>1.93 mm</td>
<td>2.50 mm</td>
</tr>
<tr>
<td>30 μm</td>
<td>2.21 mm</td>
<td>2.86 mm</td>
</tr>
<tr>
<td>35 μm</td>
<td>2.48 mm</td>
<td>3.21 mm</td>
</tr>
<tr>
<td>40 μm</td>
<td>2.75 mm</td>
<td>3.56 mm</td>
</tr>
</tbody>
</table>

4.4 Process Characterization

4.4.1 Over-Etch Behavior

It was found previously that for 30 μm tall CNTs there was significant lateral over-etch for different HF vapor exposure times. Subsequently, 20 μm thick membranes were tested against over-etch, and it was found that the membranes with shorter distance had much lower degrees of undercut. A short summary of these results is found in Table 4.5, while a cross-sectional view of the controlled lateral etch for one of the samples exposed to HF vapor for 8 min can be seen in Figure 4.20(a). Furthermore, the edge of the oxide layer, shown in Figure 4.20(b), illustrates a different morphology than for a typical wet etch process since the oxide is attacked from the side and above due to lateral permeability in the composite membrane.

In addition, over-etch for 20 μm and 30 μm tall composite films are compared in Figure 4.21, clearly showing the huge reduction in lateral undercut for a membrane constructed from a shorter CNT forest. These results illustrate one trade-off in designing the encapsulation membrane, as the cavity width must be reduced accordingly to compensate for over-etch in cases where a thicker membrane is required (e.g. larger areas for certain MEMS devices). Another option would be to incorporate either a hard mask underneath the encapsulation membrane or to pattern the membrane itself. This will be discussed in the next chapter.
Table 4.5. Summary of oxide over-etch compared to HF vapor exposure time for 20 μm thick membranes.

<table>
<thead>
<tr>
<th>HF Vapor Time</th>
<th>Window width (d)</th>
<th>Cavity width (D)</th>
<th>% Over-etch</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 min</td>
<td>993 μm</td>
<td>1016 μm</td>
<td>2.3%</td>
</tr>
<tr>
<td>6 min</td>
<td>1230 μm</td>
<td>1331 μm</td>
<td>8.2%</td>
</tr>
<tr>
<td>8 min</td>
<td>988 μm</td>
<td>1107 μm</td>
<td>12.0%</td>
</tr>
<tr>
<td>8 min</td>
<td>1165 μm</td>
<td>1302 μm</td>
<td>11.7%</td>
</tr>
</tbody>
</table>

Figure 4.20. Cross-sectional view of etching profile of 7.8 μm thick oxide layer after 8 min HF vapor for a 20 μm tall encapsulation membrane: (a) suspended membrane with minimal lateral undercut; (b) close-up of oxide profile after etching by HF vapor.
The dependence of over-etch behavior on cavity size was also explored in the case of circular cavities formed underneath 25 μm tall CNTs. For these samples the sacrificial oxide thickness was approximately 7.8 μm, and all chips were placed over an HF vapor bath for 3.5 min. It was found that doubling the cavity diameter from 1000 μm to 2000 μm reduced over-etch by a factor of 3. This agrees with the notion that for smaller areas the smaller volume of oxide underneath the etch window is removed more quickly compared to the larger volume of oxide for a larger cavity. A plot of over-etch as a function of cavity diameter is shown below in Figure 4.22.
Figure 4.22. Oxide over-etch for 25 μm thick membranes as a function of defined cavity diameter for circular etch windows.

4.4.2 Encapsulation and Deflection Under Vacuum

The second polysilicon deposition is likely to fill up the pores quickly since the first polysilicon deposition should fill up the top section while the plasma etching process only opens the very top portion of the membrane pores. This is a good feature as it is desirable that the second polysilicon deposition won’t alter the original geometry of the MEMS devices inside the cavity during the deposition process. In addition, it’s noted that defining the etch window creates a step height of roughly 2-3 μm on top of the membrane after the first polysilicon deposition. This is not an issue for the sealing step. However, for subsequent post-encapsulation processing a planar surface may be desirable. In this case the top surface of the membrane may be smoothened with a self-planarizing TEOS deposition step. This permits easier post-seal processing steps such as opening of electrical contacts. SEM photographs show the sealing by LPCVD in Figure 4.23.
A surface profilometer was used to examine the membranes for possible deflection after sealing with LPCVD due to the pressure difference between inside the cavity and outside atmosphere. The stylus was scanned across the widest part of the cavity. This deflection is a function of the membrane thickness and cavity width. For example, in the case of 1000 μm-wide windows, the membrane built with 25 μm tall CNTs showed a concave up membrane shape with maximum deflection of 7 μm at the center of the cavity. Increasing the CNT height to 45 μm for the same cavity size improved the strength of the film against pressure loading with no measurable curvature of deflection. These surface profiles, seen in Figure 4.24, take into account the step height between the window and unetched areas as discussed previously. The deflection occurring for the larger area membrane strongly suggests the seal of the cavity during the second LPCVD of polysilicon. Using Eq. 4.8, the predicted maximum deflection for the 25 μm thick membrane is 2.45 μm, assuming $E = 120$ GPa and taking into account the 3-4 μm thickness reduction above the cavity. The additional deflection observed on the test sample could have been due to residual compressive stress from the second LPCVD of polysilicon.
Figure 4.24. Surface profile measurements of film deflection after encapsulation over 1000 μm wide cavities for (a) 25 μm tall membrane, and (b) 45 μm tall membrane.

4.5 Summary

In this chapter an evolution of thin film packaging was presented by using a CNT/polysilicon composite semi-permeable membrane for large area encapsulation. The CNT/polysilicon composite contains a natural porosity that facilitates removal of sacrificial oxide via HF vapor. The CNTs serve as the structural framework for the membrane, which may be set to desired thickness in the range of 10 μm to hundreds of μm with the CVD growth process. Using a CNT forest eliminates the need to make thin permeable polysilicon and thick encapsulation film deposition as described in Chapter 3, simplifying the fabrication process. Furthermore, the increased thickness of the composite encapsulation membrane compared to other thin film approaches provides greater mechanical robustness against deflection under vacuum loading.
HF vapor penetration occurs almost instantaneously and clears buried oxide under the membrane. However, depending on the thickness of the composite film, there is lateral over-etch that increases the size of the cleared cavity. By tuning the CNT forest height or effective membrane thickness the degree of over-etch may be controlled and minimized. However, reducing the film thickness may reduce the area to be encapsulated without membrane breakage or collapse. Therefore, the cavity window may be shrunk to compensate for expected over-etch of buried oxide.

The deflection of the CNT/polysilicon composite membrane was modeled as a clamped flat plate under uniform pressure loading. Stiffness properties of polysilicon were adopted as the CNTs contribute < 1% to the overall weight and volume of the film. Finite element modeling was used to guide the design of cavity sizes for given CNT heights. These structures were then processed, and film deflection was measured using a surface profilometer. Overall, the potential for a CNT/polysilicon composite membrane in large area encapsulation was demonstrated with guided design principles. Future work is discussed in the next chapter.
Chapter 5

Conclusions and Future Work

5.1 Conclusions

In this work, two thin film encapsulation approaches to the packaging of MEMS devices were explored. Packaging is a critical and often overlooked component of designing, fabricating, and commercializing MEMS devices. Depending on the application, different packaging requirements apply, but generally the function of MEMS packaging is to provide mechanical sustentation and protection from the environment. In addition, thermal management and hermetic sealing often play large roles in packaging as some MEMS devices must sustain harsh environments.

Thin film encapsulation offers potential advantages over wafer-to-wafer bonding, namely the reduction of materials costs, increased usable area on device wafers due to the elimination of the seal ring, greater throughput in testing, compatibility with MEMS processing, and avoidance of aligning two separate substrates. Moreover, it is possible to continue fabrication after encapsulation with a thin film process.

Permeable polysilicon was used as a thin film membrane for encapsulation. In order to make the film permeable dopants from the underlying oxide were driven into the polysilicon with high temperature annealing at 950°C. Thereafter the film became penetrable by HF vapor which could remove the buried oxide and create a cavity under the suspended membrane within 10 minutes. Additionally, FEA was used to determine deformation of the encapsulation membrane due to pressure differences between the packaging cavity and the external environment. It was determined that a 15 μm thick sealing layer of oxide would provide enough support against deflection under vacuum loading. To make this possible, a process of incremental TEOS deposition steps of 2.5 μm and intermediate rapid thermal annealing at 900°C was developed to generate thick TEOS layers without cracking due to residual stress.

The concept of using permeable polysilicon inspired the use of a composite membrane for large area encapsulation. Carbon nanotubes were grown on top of sacrificial oxide layers and coated with polysilicon to form composite membranes ranging in thickness from 10 μm to 50 μm. This approach eliminated the requirement to construct the permeable polysilicon, as the composite membrane exhibits a natural porosity after polysilicon coats the CNT forest. Furthermore, it is rather fast (less than 10 minutes of CVD) to synthesize the CNT forest with tens of micrometers in thickness to provide a thick encapsulation cap. The semi-permeable membrane was also modeled with FEA to predict film deflection under vacuum loading.
Furthermore, the HF etching behavior was characterized, and it was observed that over-etch of buried oxide may be reduced from greater than 80% of the defined cavity width to less than 10%. This was accomplished by decreasing the height of the CNTs from 30 μm to 20 μm, thereby limiting lateral penetration by HF vapor through the composite membrane. Lastly, it was demonstrated that cavities of widths greater than 1000 μm could withstand deflection under vacuum load with an increased membrane thickness of 45 μm.

A summary of the key parameters of the two thin film encapsulation techniques in this work is found below in Table 5.1. The permeable polysilicon with TEOS method and CNT/polysilicon composite are also referenced against previous work using permeable polysilicon. It is seen that the primary improvement in thin film encapsulation is attained by moving beyond the limitations of pure thin films and increasing the thickness of the sealing membranes. In addition, the CNT/polysilicon composite eliminates the need to dope thin polysilicon films by annealing. Future work in the following sections details how the CNT/polysilicon membrane may be further characterized and tested.

<table>
<thead>
<tr>
<th></th>
<th>Permeable Polysilicon [132], [143]</th>
<th>Permeable Polysilicon + TEOS</th>
<th>CNT/Polysilicon Composite</th>
</tr>
</thead>
<tbody>
<tr>
<td># of Steps to Form Seal on Planar Oxide Layer</td>
<td>11</td>
<td>9</td>
<td>7</td>
</tr>
<tr>
<td>Maximum Process Temperature</td>
<td>1000 °C</td>
<td>950 °C</td>
<td>720 °C</td>
</tr>
<tr>
<td>Permeable Layer and Thickness</td>
<td>Doped polysilicon 100 – 150 nm</td>
<td>Doped polysilicon &lt; 300 nm</td>
<td>Permeable and sealing layers are the same structure; 10 – 100 μm</td>
</tr>
<tr>
<td>Sealing Layer and Thickness</td>
<td>Silicon Nitride 1 – 2 μm</td>
<td>TEOS can be &gt; 10 μm</td>
<td></td>
</tr>
<tr>
<td>Largest Cavity Width</td>
<td>≤ 1 mm</td>
<td>&gt; 1 mm</td>
<td>&gt; 1 mm</td>
</tr>
</tbody>
</table>

Overall, the evolution of wafer-level encapsulation using thin films has provided a larger sandbox for designing and packaging MEMS devices. Here areas spanning more than 1 mm on each side were generated using both permeable polysilicon and the CNT/polysilicon composite. However, the latter approach functions as both a more process-friendly alternative and a stronger sealing structure. The groundwork for such a packaging scheme has been established, and the versatility of the composite encapsulation membrane with respect to size and thickness paves the road for a wide range of applications and testing of MEMS devices sealed by such a process.
5.2 Future Work

5.2.1 Redesign of Composite Membrane

One challenge of using the CNT/polysilicon composite is the lateral permeability within the membrane itself. In addition to limiting HF vapor over-etching of the buried oxide, the vacuum seal should be contained within an area similarly sized to the device. This way when chips are separated the vacuum will not be broken. One way in which this may be accomplished is to pattern the composite film into a ribbed structure, most likely by patterning the metal layers for CNT growth to generate gaps between CNT forests. Instead of one large etch window, a grid of smaller windows may be constructed to significantly reduce over-etch, as seen in Figure 5.1.

![Figure 5.1. Schematic of reduced over-etch by patterning ribs into composite membrane.](image)

The ribs will prevent other sections of a wafer or chip from losing vacuum if they are patterned, such as for opening electrical contacts. It has also been observed on test samples that it would be possible for polysilicon to fill a gap of a few μm between two adjacent CNT forests since it forms a seal around the vertical edge of a CNT forest. Figure 5.2 shows what the rib would look like if the gap between the CNT forests were modulated precisely. An additional benefit of the ribbed composite structure would be increased stiffness and resistance against deflection under vacuum loads, theoretically increasing the allowable cavity size for any given membrane thickness.
5.2.2 Characterizing Sealing Conditions

Encapsulation by the CNT/polysilicon membrane was tested by measuring for curvature after the second LPCVD of polysilicon which seals the membrane. However, it would be beneficial to observe deflection changes on a single chip by controlling the outside pressure. This type of approach requires a small vacuum chamber which is also transparent. A laser interferometer or laser displacement meter may then be used to generate a surface profile without direct contact by a stylus such as with an alpha-stepper. An example design for a small test chamber is seen below in Figure 5.3. The pressure of the enclosed environment within the chamber may then be changed at will with connection to a vacuum pump. So long as the device is sealed at low or near-vacuum pressure, the pressure difference and resulting change in deflection of the encapsulation membrane between inside the cavity and inside the chamber could be monitored in real time. A similar apparatus or setup could also be designed to test the hermeticity of the CNT/polysilicon composite against both gas and liquid leakage.

Since in some cases the deflection of the composite membrane may be difficult to detect or control, an alternative approach would be to monitor deflection of a backside membrane. This could be performed on an SOI wafer, or a nitride layer could be placed onto the silicon substrate before oxide deposition. In either case, deep reactive ion etching through the underside of the silicon wafer would be necessary. This concept is shown in Figure 5.4.
Figure 5.3. Sample design for a small vacuum test chamber used in conjunction with a laser interferometer or laser displacement meter.

Figure 5.4. Backside membrane of silicon or silicon nitride used to characterize internal cavity pressure based on measured deflection.

5.2.3 Process Flow for Integrated MEMS Device

The ultimate long-term goal of this work is to incorporate and test various MEMS devices within the CNT/polysilicon encapsulation scheme. A simple resonator or pressure gauge may be fabricated on a silicon wafer, enclosed by sacrificial oxide, then released and sealed within the cavity. Polysilicon may be used as a conductive layer for patterning electrical contacts away from the cavity area. Using the ribbed structure proposed above, the encapsulation membrane may be patterned or opened without breaking the vacuum seal over the device cavity. An outline for this fabrication process follows in Figure 5.5 in which a secondary material such as TEOS or thick photoresist is used to planarize the substrate after encapsulation.
Figure 5.5. General process for encapsulating a simple MEMS device and opening electrical contacts without breaking vacuum.

For this proposed process, the MEMS structure is first fabricated on a silicon wafer. A thin conductive layer of polysilicon is then deposited with LPCVD to provide electrical interconnection to the device. Next, a thick TEOS layer is deposited with incremental RTA as previously demonstrated to planarize the substrate and enclose the MEMS device within a sacrificial layer. The corresponding metal layers of Al and Fe may be evaporated and patterned into a grid of squares separated by a few μm. After CVD growth of CNTs and the first LPCVD of polysilicon to fill the CNT forest, the rib structure should form with solid polysilicon filling those gaps across the membrane and isolating the seal of each CNT forest.
After the composite is formed the window for HF vapor penetration may be patterned with SF$_6$ + O$_2$ plasma etching. The substrate is then exposed to HF vapor for a timed etch (4-8 min) to remove buried oxide under the window and release the MEMS device. Once the cavity has been formed the second LPCVD of polysilicon seals the membrane. Due to the nonplanar surface of the composite from patterning the etch window, additional TEOS deposition may be performed. This TEOS layer would need to be roughly 5 μm thick to smoothen the step heights on the top surface. Then another lithography process is performed to define access holes for electrical interconnection. The top surface TEOS, CNT/polysilicon layer, and buried TEOS should each be etched in succession to open the buried conductive layer of polysilicon and wirebond the contact to the MEMS device. While this is one proposed process, a primary strength of the CNT/polysilicon membrane is its ease of integration with other fabrication schemes and geometry requirements.
References


